

## Outline

- Latches
- Flip-flops
- Flip-Flop Operating Characteristics
- Shift Register Operations
- Johnson Counter
- Ring Counter


## Gated D Latch

- The latch is a type of temporary storage device that has two stable states (bistable) and is normally placed in a category separate from that of flip-flops.
- The main difference between latches and flip-flops is in the method used for changing state.
- Output $Q$ follows the input $D$ when EN is HIGH.

| Inputs |  | Outputs |  |  |
| :---: | :---: | :---: | :---: | :--- |
| $\boldsymbol{D}$ | $\boldsymbol{E N}$ | $\boldsymbol{Q}$ | $\overline{\boldsymbol{Q}}$ | Comments |
| 0 | 1 | 0 | 1 | RESET |
| 1 | 1 | 1 | 0 | SET |
| X | 0 | $Q_{0}$ | $\bar{Q}_{0}$ | No change |


| 4 | Glentity DLatch is |
| :--- | :--- |
| 5 | port (D, EN: in std_logic; |
| 6 | Q end entity DLatch; |
| 7 | Q, QNot: out std_logic); |



```
\squarearchitecture LogicOperation of DLatch is
    signal q int, qn int: std logic;
    \squarebegin
        q_int <= qn_int nand (D nand EN);
        qn_int <= q_int nand (not D nand EN);
        -- output
        Q<= q_int;
        QNot <= qn_int
    end architecture LogicOperation;
```



## D Flip-Flop

- Flip-flops are synchronous bistable devices.
- The output changes state only at a specified point (leading or trailing edge) on the triggering input called the clock (CLK)
- The D input can be changed at any time when the clock input is LOW or HIGH (except for a very short interval around the triggering transition of the clock) without affecting the output.


```
Gentity dff is
port (D, Clock: in std_logic;
    Q: out std_logic );
    end entity dff:
    architecture behav of dff is
    \squarebegin
    process(Clock) begin
        if rising_edge(Clock) then
        Q<= D;
        end if;
    end process:
    end architecture;
```


## D Flip-Flop vs D Latch

- The time waveforms show the operation of two different D-type elements: a flip-flop (ff_out signal) and a latch (latch_out signal).
- Identical forces were supplied to the inputs of both (rst, clk/en, d).
- The state at the flip-flop output changes only when the edge is active. The latch is transparent to the data signal d for half a clock period. The data at the latch_out output is latched when the en is turned off.
- Unknowingly introducing latches in the design of a synchronous system using FPGA technology will certainly cause errors in the operation of the device.



## Asynchronous Inputs

- Most integrated circuit flip-flops also have asynchronous inputs.

These are inputs that affect the state of the flip-flop independent of the clock.

- They are normally labeled preset (PRE) and clear (CLR).
- An active level on the preset input will set the flip-flop, and an active level on the clear input will reset it.

```
Glentity dff_cpa is
    port (D, Clock: in std_logic;
        Pre, Clr: in std_logic; -- low active
        Q: out std_logic );
    _end entity dff_cpa;
    architecture behav of dff_cpa is
Gbegin
process(Clock, Pre,Clr) begin
        if Clr = '0' then
            Q<= '0';
        elsif Pre = '0' then
        Q<= '1';
        elsif rising_edge(Clock) then
            Q<= D;
        end if;
        end process;
    end architecture;
```



## T Flip-Flop

- The T (toggle) input of the T flip-flop is synchronous.
- When T is HIGH, the flip-flop changes state.


```
\squareentity tff is
port (T, Clock: in std_logic;
Clr: in std_logic; -- active low, async
Q: out std_logic );
    end entity tff;
\squarearchitecture behav of tff is
    signal q_int: std_logic:='0';
\squarebegin
    process(Clock, Clr) begin
        if Clr = 'O' then
            q_int <= '!
        elsif rising_edge(Clock) then
            if T = '1' then
                q_int <= not q int; -- toggle
            else
                q_int <= q_int; -- no change
            end if;
    end if;
    end process
    Q<= q_int;
    end architecture;
```


## Flip-Flop operating characteristics

- Propagation Delay Times
- Set-up Time
- Hold Time
- Maximum Clock Frequency
- Pulse Widths
- Power Dissipation


## Propagation Delay Times

A propagation delay time is the interval of time required after an input signal has been applied for the resulting output change to occur.

- $t_{\text {PLH }}$ from the triggering edge of the clock pulse to the L-to-H transition of the output
- $t_{\text {PHL }}$ from the triggering edge of the clock pulse to the H-to-L transition of the output

- $t_{\text {pLH }}$ from the leading edge of the preset input to the L-to-H transition of the output
- $\mathrm{t}_{\mathrm{PHL}}$ from the leading edge of the clear input to the H-to-L transition of the output



## Set-up \& Hold times

- The set-up time $\left(t_{s}\right)$ is the minimum interval required for the logic levels to be maintained constantly on the inputs (T or D) prior to the triggering edge of the clock pulse in order for the levels to be reliably clocked into the flip-flop.

- The hold time $\left(t_{h}\right)$ is the minimum interval required for the logic levels to remain on the inputs after the triggering edge of the clock pulse in order for the levels to be reliably clocked into the flip-flop.



## Flip-Flop operating characteristics

- The maximum clock frequency $\left(\mathrm{f}_{\text {max }}\right)$ is the highest rate at which a flip-flop can be reliably triggered. At clock frequencies above the maximum, the flip-flop would be unable to respond quickly enough.
- Minimum pulse widths ( $\mathrm{t}_{\mathrm{w}}$ ) for reliable operation are usually specified by the manufacturer for the clock, preset, and clear inputs. Typically, the clock is specified by its minimum HIGH time and its minimum LOW time.
- The power dissipation of any digital circuit is the total power consumption of the device.

Comparison of operating parameters for IC families of flip-flops at $25^{\circ} \mathrm{C}$.

|  | CMOS |  | Bipolar (TTL) |  |
| :--- | :---: | :---: | :---: | :---: |
| Parameter | $\mathbf{7 4 H C 7 4 A}$ | $\mathbf{7 4 A H C 7 4}$ | $\mathbf{7 4 L S 7 4 A}$ | $\mathbf{7 4 F 7 4}$ |
| $t_{P H L}($ CLK to $Q)$ | 17 ns | 4.6 ns | 40 ns | 6.8 ns |
| $t_{P L H}($ CLK to $Q)$ | 17 ns | 4.6 ns | 25 ns | 8.0 ns |
| $t_{P H L}(\overline{C L R}$ to $Q)$ | 18 ns | 4.8 ns | 40 ns | 9.0 ns |
| $t_{P L H}(\overline{P R E}$ to $Q)$ | 18 ns | 4.8 ns | 25 ns | 6.1 ns |
| $t_{s}($ set-up time $)$ | 14 ns | 5.0 ns | 20 ns | 2.0 ns |
| $t_{h}$ (hold time $)$ | 3.0 ns | 0.5 ns | 5 ns | 1.0 ns |
| $t_{W}($ CLK HIGH $)$ | 10 ns | 5.0 ns | 25 ns | 4.0 ns |
| $t_{W}($ CLK LOW $)$ | 10 ns | 5.0 ns | 25 ns | 5.0 ns |
| $t_{W}(\overline{\overline{C L R} / \overline{P R E})}$ | 10 ns | 5.0 ns | 25 ns | 4.0 ns |
| $f_{\text {max }}$ | 35 MHz | 170 MHz | 25 MHz | 100 MHz |
| Power, quiescent | 0.012 mW | 1.1 mW |  |  |
| Power, $50 \%$ duty cycle |  |  | 44 mW | 88 mW |

## Shift Register Operations

- A register is a digital circuit with two basic functions: data storage and data movement. The storage capability of a register makes it an important type of memory device
- The storage capacity of a register is the total number of bits (1s and 0s) of digital data it can retain. Each stage (flip-flop) in a shift register represents one bit of storage capacity; therefore, the number of stages in a register determines its storage capacity.
- The shift capability of a register permits the movement of data from stage to stage within the register or into or out of the register upon application of clock pulses.

(a) Serial in/shift right/serial out

(b) Serial in/shift left/serial out

(c) Parallel in/serial out

(d) Serial in/parallel out

(e) Parallel in/parallel out

(g) Rotate left


## Serial In/Serial Out

The serial in/serial out shift register accepts data serially - one bit at a time on a single line.
It produces the stored information on its output also in serial form.

```
4 @lentity SRG5 is
port (sin, clk: in std_logic:
Q: out std_logic);
```



```
architecture struct of SRG5 is
-signal q_int: std_logic_vector(4 downto 0);
\emptysetbegin
FF0: dff port map (clk=>clk, d=>sin, q=>q_int(0)),
FF1: dff port map (clk=>clk, d=>q_int(0), q=>q_int(1))
FF2: dff port map (clk=>clk, d=>q int(1), q=>q_int(2))
FF3: dff port map (clk=>clk, d=>q int(2), q=>q int(3))
FF4: dff port map (clk=>clk, d=>q int(3), q=>q int(4))
Q <= q_int (4)
    Q <= q_int(4);
```

```
Garchitecture behav of SRG5 is
\square
    process(clk) begin
        if rising_edge(clk) then
        q_int<= q_int(3 downto 0)&sin;
        end if;
        end process
        Q<= q_int(4)
    end architecture
```

Q $<=$ q_int (4)
end architecture;

## Serial In/Parallel Out

- Data bits are entered serially (least-significant bit first) into a serial in/parallel out shift register in the same manner as in serial in/serial out registers.
- In the parallel output register, the output of each stage is available. Once the data are stored, each bit appears on its respective output line, and all bits are available simultaneously.


```
\emptysetentity SRG4 is
port (sin, clk: in std_logic;
Q: out std_logic_vector(3 downto 0) );
    end entity;
    --
    \emptysetarchitecture behav of SRG4 is
    Lsignal q_int: std_logic_vector(3 downto 0);
    \squarebegin
    process(clk) begin
            if rising_edge(clk) then
                q_int<= q_int(2 downto 0) & sin;
            end if;
        end process;
        Q<= q_int
    end architecture
```


## Parallel In/Serial Out

- For parallel in data, multiple bits are transferred at one time.
- SHIFT/LOAD input allows all bits of data to load in parallel into the register.


```
|entity SRGL4 is
port (clk: in std_logic,
pin: in std_logic_vector(3 downto 0);
sh_nload: in std_logic;
Q: out std logic)
    end entity;
    #architecture behav of SRGL4 is
    \signal q_int: std_logic_vector(3 downto 0):
    \squarebegin
    process(clk) begin
    process(clk) begin
        rising_edge(clk) then
            f sh_nload = '0' then
            q_int <= pin;
            else
            q_int <= q_int(2 downto 0) & '1'
                end if;
    end if;
    end process;
    Q <= q_int(3);
    nd architecture
```



## Parallel In/Parallel Out

- Immediately following the simultaneous entry of all data bits, the bits appear on the parallel outputs.


```
\emptysetlentity SRD4 is
port (Clock: in std_logic;
D: in std_logic_vector(3 downto 0);
    Q: out std_logic_vector(3 downto 0) );
    end entity SRD4;
    architecture behav of SRD4 is
\squarebegin
    process(Clock) begin
        if rising_edge(Clock) then
        Q <= D;
        end if;
        end process
    end process;
```

| 46 47 | entity SRDN is generic(N: positive:=128); |
| :---: | :---: |
| 48 | G port (Clock: in std_logic; |
| 49 | D: in std_logic_vector( $\mathrm{N}-1$ downto 0) ; |
| 50 | Q: out std_logic_vector ( $\mathrm{N}-1$ downto 0) ) ; |
| 51 | -end entity SRDN; |
| 52 |  |
| 53 | architecture behav of SRDN is |
| 54 | $\square$ begin |
| 55 | ¢ process (Clock) begin |
| 56 | ¢ if rising_edge (Clock) then |
| 57 | $Q<=$; |
| 58 | - end if; |
| 59 | - end process; |
| 60 | $\square_{\text {end }}$ architecture; |

## Bidirectional Shift Registers

- A bidirectional shift register is one in which the data can be shifted either left or right.
- It can be implemented by using gating logic that enables the transfer of a data bit from one stage to the next stage to the right or to the left, depending on the level of a control line.


```
\emptysetentity SRG4_BI is
    port (clk: in std_logic;
        sin: in std_logic;
        right_nleft: in std_logic;
        Q: out std_logic_vector(0 to 3) );
        end entity;
    \emptysetarchitecture behav of SRG4_BI is
    Lsignal q_int: std_logic_vector(Q'range):
    \square \mp@code { b e g i n }
        process(clk) begin
            if rising_edge(clk) then
            if right nleft = '1' then
            if right_nleft = then
            |\mp@code{q_i}
            q_in
            q_int
        end if;
        end process
        Q <= q_int;
    end architecture;
```


## Johnson Counter

- In a Johnson counter the complement of the output of the last flip-flop is connected back to the D input of the first flip-flop.
- The 4 -bit sequence has a total of eight states, or bit patterns. In general, a Johnson counter will produce a modulus of 2 n , where n is the number of stages in the counter.


| Four-bit Johnson sequence. |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Clock Pulse | $\boldsymbol{Q}_{\mathbf{0}}$ | $\boldsymbol{Q}_{\mathbf{1}}$ | $\boldsymbol{Q}_{\mathbf{2}}$ | $\boldsymbol{Q}_{\mathbf{3}}$ |  |
| 0 | 0 | 0 | 0 | 0 |  |
| 1 | 1 | 0 | 0 | 0 |  |
| 2 | 1 | 1 | 0 | 0 |  |
| 3 | 1 | 1 | 1 | 0 |  |
| 4 | 1 | 1 | 1 | 1 |  |
| 5 | 0 | 1 | 1 | 1 |  |
| 6 | 0 | 0 | 1 | 1 |  |
| 7 | 0 | 0 | 0 | 1 |  |

```
Gentity SR4_JOHN is
port (clk: in std_logic;
            Q: out std_logic_vector(3 downto 0)
            );
    _end entity;
    Garchitecture behav of SR4_JOHN is
    Lsignal q_int: std_logic_vector(3 downto 0):=x"0";
    \square \mp@code { b e g i n }
    process(clk) begin
        if rising edge(clk) then
        q_int<= q_int(2 downto 0) & not(q_int (3))
            end if;
        end process
        Q <= q_int;
    end architecture;
```


## Ring Counter

A ring counter utilizes one flip-flop for each state in its sequence. It has the advantage that decoding gates are not required. In the case of a 10-bit ring counter, there is a unique output for each decimal digit.


| Ten-bit ring counter sequence. |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock Pulse | $\boldsymbol{Q}_{\mathbf{0}}$ | $\boldsymbol{Q}_{\mathbf{1}}$ | $\boldsymbol{Q}_{\mathbf{2}}$ | $\boldsymbol{Q}_{\mathbf{3}}$ | $\boldsymbol{Q}_{\mathbf{4}}$ | $\boldsymbol{Q}_{\mathbf{5}}$ | $\boldsymbol{Q}_{\mathbf{6}}$ | $\boldsymbol{Q}_{\mathbf{7}}$ | $\boldsymbol{Q}_{\mathbf{8}}$ | $\boldsymbol{Q}_{\mathbf{9}}$ |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 2 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 3 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 4 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 5 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 6 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 7 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 8 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 9 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |$]$



[^0]

## Shift Register Operations

- A register is a digital circuit with two basic functions: data storage and data movement. The storage capability of a register makes it an important type of memory device
- The storage capacity of a register is the total number of bits (1s and 0s) of digital data it can retain. Each stage (flip-flop) in a shift register represents one bit of storage capacity; therefore, the number of stages in a register determines its storage capacity.
- The shift capability of a register permits the movement of data from stage to stage within the register or into or out of the register upon application of clock pulses.

(a) Serial in/shift right/serial out

(b) Serial in/shift left/serial out

(c) Parallel in/serial out

(d) Serial in/parallel out

(e) Parallel in/parallel out

(g) Rotate left


## Serial In/Serial Out

The serial in/serial out shift register accepts data serially - one bit at a time on a single line.
It produces the stored information on its output also in serial form.

```
4 @lentity SRG5 is
port (sin, clk: in std_logic:
Q: out std_logic);
```



```
architecture struct of SRG5 is
-signal q_int: std_logic_vector(4 downto 0);
\emptysetbegin
FF0: dff port map (clk=>clk, d=>sin, q=>q_int(0)),
FF1: dff port map (clk=>clk, d=>q_int(0), q=>q_int(1))
FF2: dff port map (clk=>clk, d=>q int(1), q=>q_int(2))
FF3: dff port map (clk=>clk, d=>q int(2), q=>q int(3))
FF4: dff port map (clk=>clk, d=>q int(3), q=>q int(4))
Q <= q_int (4)
    Q <= q_int(4);
```

```
Garchitecture behav of SRG5 is
\square
    process(clk) begin
        if rising_edge(clk) then
        q_int<= q_int(3 downto 0)&sin;
        end if;
        end process
        Q<= q_int(4)
    end architecture
```

Q $<=$ q_int (4)
end architecture;

## Serial In/Parallel Out

- Data bits are entered serially (least-significant bit first) into a serial in/parallel out shift register in the same manner as in serial in/serial out registers.
- In the parallel output register, the output of each stage is available. Once the data are stored, each bit appears on its respective output line, and all bits are available simultaneously.


```
\emptysetentity SRG4 is
port (sin, clk: in std_logic;
Q: out std_logic_vector(3 downto 0) );
    end entity;
    --
    \emptysetarchitecture behav of SRG4 is
    Lsignal q_int: std_logic_vector(3 downto 0);
    \squarebegin
    process(clk) begin
            if rising_edge(clk) then
                q_int<= q_int(2 downto 0) & sin;
            end if;
        end process;
        Q<= q_int
    end architecture
```


## Parallel In/Serial Out

- For parallel in data, multiple bits are transferred at one time.
- SHIFT/LOAD input allows all bits of data to load in parallel into the register.


```
|entity SRGL4 is
port (clk: in std_logic,
pin: in std_logic_vector(3 downto 0);
sh_nload: in std_logic;
Q: out std logic)
    end entity;
    #architecture behav of SRGL4 is
    \signal q_int: std_logic_vector(3 downto 0):
    \squarebegin
    process(clk) begin
    process(clk) begin
        rising_edge(clk) then
            f sh_nload = '0' then
            q_int <= pin;
            else
            q_int <= q_int(2 downto 0) & '1'
                end if;
    end if;
    end process;
    Q <= q_int(3);
    nd architecture
```



## Parallel In/Parallel Out

- Immediately following the simultaneous entry of all data bits, the bits appear on the parallel outputs.


```
\emptysetlentity SRD4 is
port (Clock: in std_logic;
D: in std_logic_vector(3 downto 0);
    Q: out std_logic_vector(3 downto 0) );
    end entity SRD4;
    architecture behav of SRD4 is
\squarebegin
    process(Clock) begin
        if rising_edge(Clock) then
        Q <= D;
        end if;
        end process
    end process;
```

| 46 47 | entity SRDN is generic(N: positive:=128); |
| :---: | :---: |
| 48 | G port (Clock: in std_logic; |
| 49 | D: in std_logic_vector( $\mathrm{N}-1$ downto 0) ; |
| 50 | Q: out std_logic_vector ( $\mathrm{N}-1$ downto 0) ) ; |
| 51 | -end entity SRDN; |
| 52 |  |
| 53 | architecture behav of SRDN is |
| 54 | $\square$ begin |
| 55 | ¢ process (Clock) begin |
| 56 | ¢ if rising_edge (Clock) then |
| 57 | $Q<=$; |
| 58 | - end if; |
| 59 | - end process; |
| 60 | $\square_{\text {end }}$ architecture; |

## Bidirectional Shift Registers

- A bidirectional shift register is one in which the data can be shifted either left or right.
- It can be implemented by using gating logic that enables the transfer of a data bit from one stage to the next stage to the right or to the left, depending on the level of a control line.


```
\emptysetentity SRG4_BI is
    port (clk: in std_logic;
        sin: in std_logic;
        right_nleft: in std_logic;
        Q: out std_logic_vector(0 to 3) );
        end entity;
    \emptysetarchitecture behav of SRG4_BI is
    Lsignal q_int: std_logic_vector(Q'range):
    \square \mp@code { b e g i n }
        process(clk) begin
            if rising_edge(clk) then
            if right nleft = '1' then
            if right_nleft = then
            |\mp@code{q_i}
            q_in
            q_int
        end if;
        end process
        Q <= q_int;
    end architecture;
```


## Johnson Counter

- In a Johnson counter the complement of the output of the last flip-flop is connected back to the D input of the first flip-flop.
- The 4 -bit sequence has a total of eight states, or bit patterns. In general, a Johnson counter will produce a modulus of 2 n , where n is the number of stages in the counter.


| Four-bit Johnson sequence. |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Clock Pulse | $\boldsymbol{Q}_{\mathbf{0}}$ | $\boldsymbol{Q}_{\mathbf{1}}$ | $\boldsymbol{Q}_{\mathbf{2}}$ | $\boldsymbol{Q}_{\mathbf{3}}$ |  |
| 0 | 0 | 0 | 0 | 0 |  |
| 1 | 1 | 0 | 0 | 0 |  |
| 2 | 1 | 1 | 0 | 0 |  |
| 3 | 1 | 1 | 1 | 0 |  |
| 4 | 1 | 1 | 1 | 1 |  |
| 5 | 0 | 1 | 1 | 1 |  |
| 6 | 0 | 0 | 1 | 1 |  |
| 7 | 0 | 0 | 0 | 1 |  |

```
Gentity SR4_JOHN is
port (clk: in std_logic;
            Q: out std_logic_vector(3 downto 0)
            );
    _end entity;
    Garchitecture behav of SR4_JOHN is
    Lsignal q_int: std_logic_vector(3 downto 0):=x"0";
    \square \mp@code { b e g i n }
    process(clk) begin
        if rising edge(clk) then
        q_int<= q_int(2 downto 0) & not(q_int (3))
            end if;
        end process
        Q <= q_int;
    end architecture;
```


## Ring Counter

A ring counter utilizes one flip-flop for each state in its sequence. It has the advantage that decoding gates are not required. In the case of a 10-bit ring counter, there is a unique output for each decimal digit.


| Ten-bit ring counter sequence. |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock Pulse | $\boldsymbol{Q}_{\mathbf{0}}$ | $\boldsymbol{Q}_{\mathbf{1}}$ | $\boldsymbol{Q}_{\mathbf{2}}$ | $\boldsymbol{Q}_{\mathbf{3}}$ | $\boldsymbol{Q}_{\mathbf{4}}$ | $\boldsymbol{Q}_{\mathbf{5}}$ | $\boldsymbol{Q}_{\mathbf{6}}$ | $\boldsymbol{Q}_{\mathbf{7}}$ | $\boldsymbol{Q}_{\mathbf{8}}$ | $\boldsymbol{Q}_{\mathbf{9}}$ |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 2 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 3 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 4 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 5 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 6 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 7 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 8 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 9 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |$]$



[^1]

## Outline

- Asynchronous Counters
- Finite State Machines (FSMs)
- Synchronous Counters
- Up/Down Synchronous Counters
- Cascaded Counters
- Counter Applications


## Asynchronous Counters

- The term asynchronous refers to events that do not have a fixed time relationship with each other and do not occur at the same time.
- An asynchronous counter is one in which the flip-flops within the counter do not change states at exactly the same time because they do not have a common clock pulse.




## 2-Bit Asynchronous Binary Counter

- clk is applied to the clock input (clk) of only the first flip-flop, ff0, which is always the least significant bit (LSB). The second flip-flop, ff1, is triggered by the qn (inverted) output of ff0.
- Because of the inherent propagation delay time through a flip-flop, a transition of the input clock
 pulse (clk) and a transition of the qn output of ff0 can never occur at exactly the same time.



## Asynchronous Counters

## 3-Bit Asynchronous Binary Counter

- This counter can be easily expanded for higher count, by connecting additional toggle flip-flops.
- Asynchronous counters are commonly referred to as ripple counters for the following reason: the effect of the input clock pulse is first "felt" by ff0. This effect cannot get to ff1 immediately because of the propagation delay through ff0. Then there is the propagation delay through ff1 before ff2 can be triggered. Thus, the effect of an input clock pulse "ripples" through the counter, due to propagation delays, to reach the last flip-flop.
- Cumulative delay of an asynchronous counter is a major disadvantage because it limits the rate at which the counter can be clocked and creates decoding problems.
- The maximum cumulative delay in a counter must be less than the period of the clock waveform.



## FSMs

- A state machine is a sequential circuit having a limited (finite) number of states occuring in a prescribed order.
- A counter is an example of a state machine; the number of states is called the modulus.

Two basic types of state machines are the Moore and the Mealy.

- The Moore state machine is one where the outputs depend only on the internal present state.
- The Mealy state machine is one where the outputs depend on both the internal present state and on the inputs.



## FSM Synthesis



- Next-state table:

|  | Next state |  |  |
| :---: | :---: | :---: | :---: |
| Present <br> state | ce |  | Output |
| zero | zero | one | 001 |
| one | one | two | 010 |
| two | two | zero | 100 |

- The simplest coding example: zero $=00$, one $=01$, two $=10$.

| Present <br> state | Next state <br> y1p y0p |  |  |
| :---: | :---: | :---: | :---: |
| y1 y0 |  |  |  | ce $^{\text {Output }}$| Q2 Q1 Q0 |
| :---: |

- Next state and output equations:

$$
\begin{aligned}
& y 0 p=\overline{c e} y 0+c e \overline{y 1} \overline{y 0} \\
& y 1 p=\overline{c e} y 1+c e y 0 \\
& Q 0=\overline{y 1} \overline{y 0} \\
& Q 1=y 0 \\
& Q 2=y 1
\end{aligned}
$$



FSM Synthesis

$$
\begin{aligned}
& y 0 p=\overline{c e} y 0+c e \overline{y 1} \overline{y 0} \\
& y 1 p=\overline{c e} y 1+c e y 0 \\
& Q 0=\overline{y 1} \overline{y 0} \\
& Q 1=y 0 \\
& Q 2=y 1
\end{aligned}
$$

叩architecture struct of fsm_3st is
signal y0p, y1p, y0, y1: std_logic;
begin
-- next state logic
y0p <= (not ce and y0) or
(ce and not y0 and not y1);
y1p <= (not ce and y1) or
(ce and y0);
-- sate register
\emptysetstate_mem: process(clk,rst) begin
if rat='1' then
y0<='0'; y1<='0';
elsif (clk'event and clk='1') then
y0<=y0p; y1<=y1p;
end if;
end process;
-- output logic
Q(0)<=(not y0 and not y1);
Q(1)<=y0;
Q(2)<=y1;
end architecture;

```
```

```
\emptysetlentity fsm_3st is
```

```
\emptysetlentity fsm_3st is
port( clk, rst, ce: in std_logic;
port( clk, rst, ce: in std_logic;
    Q: out std_logic_vector(2 downto 0) );
    Q: out std_logic_vector(2 downto 0) );
    end;
```

    end;
    ```



\section*{FSMs - VHDL design guidelines}
- For HDL, process is the best way to describe FSM components
- Next state equations can be described directly in the sequential process or in a distinct combinatorial process. The simplest coding example is based on a case statement.
- A state register can be a different type (such as: integer, bit_vector, std_logic_vector). It is common and convenient to define an enumerated type containing all possible state values and to declare state register with that type.
- Non-registered outputs are described either in the combinatorial process or in concurrent assignments.
- Registered outputs must be assigned within the sequential process.
- Registered inputs are described using internal signals, which are assigned in the sequential process.


\section*{FSMs - VHDL}
\begin{tabular}{|c|c|}
\hline & Gentity fsm_3st is \\
\hline 5 & \(\dagger\) port( clk, rst, ce: in std_logic; \\
\hline 6 & Q : out std_logic_vector(2 downto 0) ); \\
\hline 7 & end; \\
\hline 8 & \\
\hline 9 & Đarchitecture behav of fsm_3st is \\
\hline 10 & type state is (zero, one, two); \\
\hline 11 & - signal present_state, next_state: state; \\
\hline 12 & \(\square\) begin \\
\hline
\end{tabular}
```

\emptysetfsm: process(present_state,ce) begin
case present_state is
when zero =>
Q<= "001";
if ce='1' then
next_state <= one;
else
next_state <= zero;
end if;
when one =>
Q<= "010";
if ce='1' then
next_state <= two;
else
next_state <= one;
end if;
when two =>
Q<= "100";
if ce='1' then
next state <= zero;
else
next_state <= two;
end if;
end case;
-end process;
Gtate mem: process(clk,rst) begin
if rst='1' then
present_state <= zero;
elsif (clk'event and clk='1') then
present_state <= next state;
end if;
end process;
end architecture;

```

FSMs - VHDL

Binary encoding


One-hot encoding


\section*{Synchronous Counters}
- The term synchronous refers to events that have a fixed time relationship with each other.
- A synchronous counter is one in which all the flip-flops in the counter are clocked at the same time by a common clock pulse.

2-Bit Synchronous Binary Counter

library ieee;
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_1164.all;
    \emptysetentity cntr2b is
    \emptysetentity cntr2b is
    port(clk: in std_logic;
    port(clk: in std_logic;
        Q: out std_logic_vector(1 downto 0));
    Lend;
    Lend;
    @architecture behav of cntr2b is
    @architecture behav of cntr2b is
    signal y0, y0p, y1, y1p: std_logic;
    begin
    begin
    FFO: entity work.dff
    FFO: entity work.dff
        port map(clk=>clk, d=>y0p, \(q=>y 0\) ) ;
        tity work.dff
        tity work.dff
        port map(clk=>clk, d=>y1p, q=>y1) ;
    y0p <= not y0;
    y0p <= not y0;
    Y1p <= Y1 % % <= y0; Q(1) <= y1;
    Y1p <= Y1 % % <= y0; Q(1) <= y1;
    end architecture:
    end architecture:

```

library ieee;
use ieee.std logic 1164.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;

```
```

Garchitecture behav of cntr2b is

```
Garchitecture behav of cntr2b is
    signal cntr: std_logic_vector(Q'range):="00";
    signal cntr: std_logic_vector(Q'range):="00";
    \squarebegin
    \squarebegin
    Hontr proc: process(clk) begin
    Hontr proc: process(clk) begin
        if rising edge(clk) then
        if rising edge(clk) then
        cntr <= cntr +1,
        cntr <= cntr +1,
            end if
            end if
    end process;
    end process;
    Q<= cntr;
    Q<= cntr;
    end architecture;
```

    end architecture;
    ```

\section*{Synchronous Counters}

\section*{3-Bit Synchronous Binary Counter}


\section*{4-Bit Synchronous Binary Counter}

\begin{tabular}{|c|c|}
\hline 6 & Пentity cntrNb_re is \\
\hline 7 & generic( \(\mathrm{N}:\) positive:=3) \({ }^{\text {a }}\) \\
\hline 8 & \(\dagger\) port(clk: in std_logic; \\
\hline 9 & - Q: out std_logic_vector ( \(\mathrm{N}^{-1}\) downto 0)); \\
\hline 10 & -end; \\
\hline 11 & Đarchitecture behav of cntrNb_re is \\
\hline 12 & L signal cntr: std_logic_vector (Q'range) : (others=>'0'); \\
\hline 13 & \(\square\) begin \\
\hline 14 & ©cntr_proc: process(clk) begin \\
\hline 15 & @ if rising_edge ( clk ) then \\
\hline 16 & cntr < \(=\) entr +1; \\
\hline 17 & - end if; \\
\hline 18 & - end process; \\
\hline 19 & Q < = entr; \\
\hline 20 & -end architecture; \\
\hline
\end{tabular}
```

\#entity cntrNb_fe is
generic(N: positive:=4);
port(clk: in std_logic;
Q: out std_logic_vector(N-1 downto 0));
Lend;
\emptysetarchitecture behav of cntrNb_fe is
[ signal cntr: std_logic_vector(Q'range):=(others=>'0');
\squarebegin
Acntr_proc: process(clk) begi
if falling edge(clk) then
cntr <= cntr +1.
entr
end proces
end process;
Q <= cntr;

```

\section*{Synchronous Counters}

4-Bit Synchronous Decade Counter

\begin{tabular}{|c|cccc|}
\hline \multicolumn{6}{|l|}{ States of a BCD decade counter. } \\
\hline Clock Pulse & \(\boldsymbol{Q}_{\mathbf{3}}\) & \(\boldsymbol{Q}_{\mathbf{2}}\) & \(\boldsymbol{Q}_{\mathbf{1}}\) & \(\boldsymbol{Q}_{\mathbf{0}}\) \\
\hline Initially & 0 & 0 & 0 & 0 \\
1 & 0 & 0 & 0 & 1 \\
2 & 0 & 0 & 1 & 0 \\
3 & 0 & 0 & 1 & 1 \\
4 & 0 & 1 & 0 & 0 \\
5 & 0 & 1 & 0 & 1 \\
6 & 0 & 1 & 1 & 0 \\
7 & 0 & 1 & 1 & 1 \\
8 & 1 & 0 & 0 & 0 \\
9 & 1 & 0 & 0 & 1 \\
10 (recycles) & 0 & 0 & 0 & 0 \\
\hline
\end{tabular}
clk

\(Q(0)\)


\section*{Synchronous Counters}

\section*{4-Bit Synchronous Decade Counter}
```

qlentity d_cntr4Aceo is
Port (clk : in std_logic;
rst : in std_logic;
ce : in std_logic;
tc : out std_logic;
ceo : out std_logic
q : out std_logic_vector(3 downto 0) );
end entity d_entr4Aceo;
Garchitecture behav of d cntr4Aceo is
signal q_tmp : std_\_logic_vector(q'range) := x"0";
signal tci : std_logic
\squarebegin
process(clk,rst) begin
if rst='1' then
q_tmp <= x"0";
elsif rising_edge(clk) then
if ce='1' then
if tci='1' then
q_tmp <= x"0";
else
q_tmp <= q_tmp +
end if;
end if;
end if;
end process
-- outputs
tci<= '1' when (q_tmp=9) else '0';
ceo <= (tci and ce);
tc <= tci;
q <= q_tmp;
end architecture behav;

```

\section*{Up/Down Counter}
- An up/down counter is one that is capable of progressing in either direction through a certain sequence.
- An up/down counter, sometimes called a bidirectional counter, can have any specified sequence of states.
- In general, most up/down counters can be reversed at any point in their sequence.
```

```
\emptysetlentity cntrNbi is
```

```
\emptysetlentity cntrNbi is
generic(N: positive:=3);
generic(N: positive:=3);
port(clk,rst,up_ndown: in std_logic;
port(clk,rst,up_ndown: in std_logic;
    Q: out std_logic_vector(\overline{N}-1 downto 0));
```

    Q: out std_logic_vector(\overline{N}-1 downto 0));
    ```
```

\end;

```
\end;
\emptyset a r c h i t e c t u r e ~ b e h a v ~ o f ~ c n t r N b i ~ i s
\emptyset a r c h i t e c t u r e ~ b e h a v ~ o f ~ c n t r N b i ~ i s
- signal cntr: std_logic_vector(Q'range):=(others=>'0');
- signal cntr: std_logic_vector(Q'range):=(others=>'0');
\squarebegin
\squarebegin
|ontr_proc: process(clk) begin
|ontr_proc: process(clk) begin
    if rising_edge(clk) then
    if rising_edge(clk) then
            if rst='1' then cntr <= (others=>'0');
            if rst='1' then cntr <= (others=>'0');
            elsif up_ndown='1' then cntr <= cntr +1;
            elsif up_ndown='1' then cntr <= cntr +1;
            else cntr <= cntr -1; end if;
            else cntr <= cntr -1; end if;
            end if;
            end if;
        end process;
        end process;
    Q<= cntr;
    Q<= cntr;
    end architecture;
```

    end architecture;
    ```

\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{6}{|l|}{Up/Down sequence for a 3-bit binary counter.} \\
\hline Clock Pulse & Up & \(Q_{2}\) & \(Q_{1}\) & \(Q_{0}\) & Down \\
\hline 0 & \(\uparrow 6\) & 0 & 0 & 0 & \()\) \\
\hline 1 & \(\zeta\) & 0 & 0 & 1 & 3 \\
\hline 2 & 6 & 0 & 1 & 0 & \()\) \\
\hline 3 & 6 & 0 & 1 & 1 & ) \\
\hline 4 & 6 & 1 & 0 & 0 & 3 \\
\hline 5 & 6 & 1 & 0 & 1 & \()\) \\
\hline 6 & 6 & 1 & 1 & 0 & \()\) \\
\hline 7 & 16 & 1 & 1 & 1 & 31 \\
\hline
\end{tabular}
up_ndown


Cascaded Counter

Counters can be connected in cascade to achieve higher-modulus operation.
In essence, cascading means that the last-stage output of one counter drives the input of the next counter.
- Asynchronous Cascading

\[
4 \times 8=32
\]
clk

q(0)
\(q(1)\)


\section*{Cascaded Counter}
- Synchronous Cascading

When operating synchronous counters in a cascaded configuration, it is necessary to use the clock enable (CE) and the terminal count (TC) or clock enable output (CEO) functions to achieve higher-modulus operation

- Full-modulus Cascading

An overall modulus (divide-by-factor) is the product of the individual moduli of all the cascaded counters


\section*{Cascaded Counter}
- Truncated Sequences

Often an application requires an overall modulus that is less than that achieved by full-modulus cascading. A truncated sequence must be implemented with cascaded counters with LOAD.

\section*{\(\square\) 16-bit Loadable Synchronous Binary Counter}

Let's assume that a certain application requires a divide-by-40,000 counter (modulus 40,000). The difference between 65,536 and 40,000 is 25,536 , which is the number of states that must be deleted from the full-modulus sequence. The technique used in the circuit is to preset the cascaded counter to 25,536 ( 63 C 0 in hexadecimal) each time it recycles, so that it will count from 25,536 up to 65,535 on each full cycle. Therefore, each full cycle of the counter consists of 40,000 states.
\[
2^{16}=65,535 \quad 65,536-40,000=25,536 \quad\left(x^{\prime \prime} 63 C 0 "\right)
\]


\section*{Cascaded Counter}
- Truncated Sequences

FF/LUT: 16/17
```

\emptysetentity cntrNbL is
generic(N: positive:=16);
port(clk, load: in std_logic;
D: in std_logic_vector(N-1 downto 0);
TC: out std_logic;
Q: out std_logic_vector(N-1 downto 0));
end;
Garchitecture behav of cntrNbL is
constant EOSQ: std_logic_vector(Q'range):=(others=>'1');
signal cntr: std_logic_vector(Q'range):=(others=>'0');
\squarebegin
Gntr_proc: process(clk) begin
if rising edge(clk) then
if load='1' then
cntr <= D;
else
entr <= entr +1;
end if;
end if;
end process;
Q <= cntr;
TC <= '1' when cntr=EOSQ else '0';
end architecture;
Tentity ontrind is
port (clk, load: in std logic TC: out std_logic Q: out std_logic_vector( $\mathrm{N}-1$ downto 0)):
end;
chitecture behav of cntrNbL is
signal cntr: std_logic_vector( $Q^{\prime}$ range) :=(others=>'0'); Ybegin
ntr proc: process(clk) begin
if load='1' then
= 。
entr < $=$ entr +1 ;
nd if;
d process;
TC <= '1' when cntr=EOSQ else '0';
end architecture;

```
res
```

|entity cntrNbDR is
generic(N: positive:=16);
port(clk, rst: in std_logic;
D: in std_logic_
TC: out std_logic;
Q: out std_logic_vector(N-1 downto 0));
end;
Garchitecture behav of cntrNbDR is
signal entr: std_logic_vector(Q'range):=(others=>'0');
begin
Gntr_proc: process(clk) begin
if rising_edge(clk) then
if rst='1' then
cntr <= (others=>'0').
lsif cntr=D then
cntr<<= (others=>'0');
else
cntr <= cntr +1;
end if;
end if;
end process;
Q <= cntr;
TC <= '1' when cntr=D else '0';
end architecture

```

\section*{Counter Decoding}
- In many applications, it is necessary that some or all of the counter states be decoded.
- The decoding of a counter involves using decoders or logic gates to determine when the counter is in a certain binary state in its sequence.
- For instance, the terminal count (TC) function previously discussed is a single decoded state (the last state) in the counter sequence.


\section*{Apps: 7Segment Display Multiplexer}
- A simplified method of multiplexing BCD numbers to a multidigit 7-segment display
- 4-digit numbers are displayed on the 7-segment readout by the use of a single BCD-to-7-segment decoder


\section*{Apps: 7Segment Display Multiplexer}

```

\#entity s7x4 drv is
port (clk_1kHz: in std_logic;
DO,D1,D2,D3: std_logic_vector(3 downto 0)
Seg_out: out std_logic_vector(6 downto 0)
AN_out: out std_logic_vector(3 downto 0)
);
-end entity;
Garchitecture struct of s7x4_drv is
Lsignal q_mux, q_srg: std_log}\mp@subsup{|}{ic_vector(3 downto 0);}{
begin
mux_inst: entity work.muxNoh_4x1
generic map(N=>
port map(d0=>D0, d1=>D1, d2=>D2, d3=>D3,
sel_oh=>q_srg, y=>q_mux):
onehot inst: entity work.SRN RING
generic map(N=>4)
port map(clk=>clk_1kHz, Q=>q_srg);
dec7s_inst: entity work.dec7seg
port map(bod=>q_mux, seg=>Seg_out);
AN_out <= q_srg;
end architecture

```

\section*{Apps: 7Segment Display Multiplexer}
```

\#entity s7x4_drv is
port (clk_1kHz: in std_logic;
D0,D1,D2,D3: std_logic_vector(3 downto 0);
Seg out: out std logic vector(6 downto 0);
AN_out: out std_logic_vector(3 downto 0)
);
-end entity;
\emptysetarchitecture behav of 37x4_drv is
signal one_hot: std_logic_vector(3 downto 0):=x"E";
signal bcd: std_logic_vector(3 downto 0);

```
\(\square\) begin
    Onehot_reg: process (clk_1kHz) begin
        if rising_edge (clk_1kHz) then
            one_hot <= one_hot (2 downto 0) \& one_hot (3);
        end if;
    end process;
    data_mux: with one_hot select
        bcd < \(=\) do when "1110"
            d1 when "1101",
            d2 when "1011"
            d3 when others
    decoder: with bed select
    Seg_out<= "1111001" when x"1",
            "0100100" when x"2",
            "0110000" when x"3",
            "0011001" when \(x^{\prime 4}\) ",
            "0010010" when x"5",
            "0000010" when \(x^{\prime \prime} 6\) ",
            "1111000" when \(x^{\prime \prime} 7\) ",
            "0000000" when \(x\) " 8 ",
            "0010000" when x"9",
            " 1000000 " when \(\times\) "0"
            "0111111" when others;
    AN_out <= one_hot
    end architecture;```


[^0]:    37 Đarchitecture behav of SR10_RING is
    Lsignal q_int: std_logic_vector(9 downto 0):=(9=>'1',others=>'0')
    39 bbegin
    40 process(clk) begin
    if rising_edge(clk) then $q_{-}$int $<=q_{\sim}$ int (8 downto 0$) \& q_{-} i n t(9)$; end if;
    end process;
    $Q<=q$ int ;
    end architecture

[^1]:    37 Đarchitecture behav of SR10_RING is
    Lsignal q_int: std_logic_vector(9 downto 0):=(9=>'1',others=>'0')
    39 bbegin
    40 process(clk) begin
    if rising_edge(clk) then $q_{-}$int $<=q_{\sim}$ int (8 downto 0$) \& q_{-} i n t(9)$; end if;
    end process;
    $Q<=q$ int ;
    end architecture

