

Digital Logic Design with FPGA

Digital Design with VHDL

Sequential Logic 1



Outline

- Latches
- Flip-flops
- Flip-Flop Operating Characteristics
- Shift Register Operations
- Johnson Counter
- Ring Counter



Gated D Latch

- The latch is a type of temporary storage device that has two stable states (bistable) and is normally placed in a category separate from that of flip-flops.
- The main difference between latches and flip-flops is in the method used for changing state.
- Output Q follows the input D when EN is HIGH.





D Flip-Flop

- Flip-flops are synchronous bistable devices.
- The output changes state only at a specified point (leading or trailing edge) on the triggering input called the clock (CLK)
- The D input can be changed at any time when the clock input is LOW or HIGH (except for a very short interval around the triggering transition of the clock) without affecting the output.



Inputs Outputs							
D	CLK	Q	$\overline{\mathcal{Q}}$	Comments			
0 1	↑ ↑	0 1	1 0	RESET SET			
↑ = clock transition LOW to HIGH							



4	entity dff is
5	port (D, Clock: in std_logic;
6	<pre>Q: out std_logic);</pre>
7	end entity dff;
8	
9	architecture behav of dff is
10	pegin
11	process(Clock) begin
12	if rising_edge(Clock) then
13	Q <= D;
14	- end if;
15	- end process;
16	Lend architecture;



D Flip-Flop vs **D** Latch

- The time waveforms show the operation of two different D-type elements: a flip-flop (ff_out signal) and a latch (latch_out signal).
- Identical forces were supplied to the inputs of both (rst, clk/en, d).
- The state at the flip-flop output changes only when the edge is active. The latch is transparent to the data signal d for half a clock period. The data at the latch_out output is latched when the en is turned off.
- Unknowingly introducing latches in the design of a synchronous system using FPGA technology will certainly cause errors in the operation of the device.





Asynchronous Inputs

- Most integrated circuit flip-flops also have asynchronous inputs.
 These are inputs that affect the state of the flip-flop independent of the clock.
- They are normally labeled preset (PRE) and clear (CLR).
- An active level on the preset input will set the flip-flop, and an active level on the clear input will reset it.







T Flip-Flop

- The T (toggle) input of the T flip-flop is synchronous.
- When T is HIGH, the flip-flop changes state.







Flip-Flop operating characteristics

- Propagation Delay Times
- Set-up Time
- Hold Time
- Maximum Clock Frequency
- Pulse Widths
- Power Dissipation



Propagation Delay Times

A propagation delay time is the interval of time required after an input signal has been applied for the resulting output change to occur.

- t_{PLH} from the triggering edge of the clock pulse to the L-to-H transition of the output
- t_{PHL} from the triggering edge of the clock pulse to the H-to-L transition of the output



- t_{PLH} from the leading edge of the preset input to the L-to-H transition of the output
- t_{PHL} from the leading edge of the clear input to the H-to-L transition of the output



source: Thomas Floyd: Digital Fundamentals



Set-up & Hold times

The set-up time (t_s) is the minimum interval required for the logic levels to be maintained constantly on the inputs (T or D) prior to the triggering edge of the clock pulse in order for the levels to be reliably clocked into the flip-flop.



The hold time (t_h) is the minimum interval required for the logic levels to remain on the inputs after the triggering edge of the clock pulse in order for the levels to be reliably clocked into the flip-flop.





Flip-Flop operating characteristics

- The maximum clock frequency (f_{max}) is the highest rate at which a flip-flop can be reliably triggered. At clock frequencies above the maximum, the flip-flop would be unable to respond quickly enough.
- Minimum pulse widths (t_w) for reliable operation are usually specified by the manufacturer for the clock, preset, and clear inputs.
 Typically, the clock is specified by its minimum HIGH time and its minimum LOW time.
- The power dissipation of any digital circuit is the total power consumption of the device.

	CMOS		Bipolar	(TTL)
Parameter	74HC74A	74AHC74	74LS74A	74F74
$\overline{t_{PHL}}$ (CLK to Q)	17 ns	4.6 ns	40 ns	6.8 ns
t_{PLH} (CLK to Q)	17 ns	4.6 ns	25 ns	8.0 ns
$t_{PHL}(\overline{CLR} \text{ to } Q)$	18 ns	4.8 ns	40 ns	9.0 ns
$t_{PLH}(\overline{PRE} \text{ to } Q)$	18 ns	4.8 ns	25 ns	6.1 ns
t_s (set-up time)	14 ns	5.0 ns	20 ns	2.0 ns
t_h (hold time)	3.0 ns	0.5 ns	5 ns	1.0 ns
t_W (CLK HIGH)	10 ns	5.0 ns	25 ns	4.0 ns
t_W (CLK LOW)	10 ns	5.0 ns	25 ns	5.0 ns
$t_W(\overline{CLR}/\overline{PRE})$	10 ns	5.0 ns	25 ns	4.0 ns
f_{\max}	35 MHz	170 MHz	25 MHz	100 MHz
Power, quiescent	0.012 mW	1.1 mW		
Power, 50% duty cycle			44 mW	88 mW

Comparison of operating parameters for IC families of flip-flops at 25°C.



Shift Register Operations

- A register is a digital circuit with two basic functions: data storage and data movement. The storage capability of a register makes it an important type of memory device.
- The storage capacity of a register is the total number of bits (1s and 0s) of digital data it can retain. Each stage (flip-flop) in a shift register represents one bit of storage capacity; therefore, the number of stages in a register determines its storage capacity.
- The shift capability of a register permits the movement of data from stage to stage within the register or into or out of the register upon application of clock pulses.



Serial In/Serial Out

The serial in/serial out shift register accepts data serially - one bit at a time on a single line. It produces the stored information on its output also in serial form.

9	architecture struct of SRG5 is
10	<pre>Lsignal q_int: std_logic_vector(4 downto 0);</pre>
11	pegin
12	<pre>FF0: dff port map (clk=>clk, d=>sin, q=>q_int(0));</pre>
13	<pre>FF1: dff port map (clk=>clk, d=>q_int(0), q=>q_int(1));</pre>
14	<pre>FF2: dff port map (clk=>clk, d=>q_int(1), q=>q_int(2));</pre>
15	<pre>FF3: dff port map (clk=>clk, d=>q_int(2), q=>q_int(3));</pre>
16	<pre>FF4: dff port map (clk=>clk, d=>q_int(3), q=>q_int(4));</pre>
17	Q <= q_int(4);
18	Lend architecture;

20	architecture behav of SRG5 is
21	<pre>_signal q_int: std_logic_vector(4 downto 0);</pre>
22	Degin
23	process(clk) begin
24	if rising_edge(clk) then
25	<pre>q_int <= q_int(3 downto 0) & sin;</pre>
26	- end if;
27	- end process;
28	$Q \leq q_{int}(4);$
29	Lend architecture;

Serial In/Parallel Out

- Data bits are entered serially (least-significant bit first) into a serial in/parallel out shift register in the same manner as in serial in/serial out registers.
- In the parallel output register, the output of each stage is available. Once the data are stored, each bit appears on its respective output line, and all bits are available simultaneously.

4	entity SRG4 is
5	port (sin, clk: in std_logic;
6	<pre>Q: out std_logic_vector(3 downto 0));</pre>
7	end entity;
8	
9	architecture behav of SRG4 is
10	<pre>_signal q_int: std_logic_vector(3 downto 0);</pre>
11	Degin
12	process(clk) begin
13	if rising_edge(clk) then
14	<pre>q_int <= q_int(2 downto 0) & sin;</pre>
15	- end if;
16	- end process;
17	Q <= q_int;
18	Lend architecture;

Parallel In/Serial Out

- For parallel in data, multiple bits are transferred at one time.
- SHIFT/LOAD input allows all bits of data to load in parallel into the register.

4	entity SRGL4 is
5	port (clk: in std_logic;
6	<pre>pin: in std_logic_vector(3 downto 0);</pre>
7	<pre>sh_nload: in std_logic;</pre>
8	<pre>- Q: out std_logic);</pre>
9	Lend entity;
10	
11	architecture behav of SRGL4 is
12	<pre>Lsignal q_int: std_logic_vector(3 downto 0);</pre>
13	pegin
14	process(clk) begin
15	if rising_edge(clk) then
16	if sh_nload = '0' then
17	- q_int <= pin;
18	else else
19	<pre>q_int <= q_int(2 downto 0) & '1';</pre>
20	- end if;
21	- end if;
22	- end process;
23	Q <= q_int(3);
24	Lend architecture;

Parallel In/Parallel Out

Immediately following the simultaneous entry of all data bits, the bits appear on the parallel outputs.

30	entity SRD4 is
31	port (Clock: in std_logic;
32	<pre>D: in std_logic_vector(3 downto 0);</pre>
33	<pre>Q: out std_logic_vector(3 downto 0));</pre>
34	end entity SRD4;
35	
36	architecture behav of SRD4 is
37	Degin
38	process (Clock) begin
39	if rising_edge(Clock) then
40	Q <= D;
41	- end if;
42	- end process;
43	Lend architecture;

46	entity SRDN is
47	<pre>generic(N: positive:=128);</pre>
48	port (Clock: in std_logic;
49	<pre>D: in std_logic_vector(N-1 downto 0);</pre>
50	<pre>Q: out std_logic_vector(N-1 downto 0));</pre>
51	end entity SRDN;
52	
53	architecture behav of SRDN is
54	Degin
55	process(Clock) begin
56	if rising_edge(Clock) then
57	Q <= D;
58	- end if;
59	- end process;
60	end architecture:

Bidirectional Shift Registers

- A bidirectional shift register is one in which the data can be shifted either left or right.
- It can be implemented by using gating logic that enables the transfer of a data bit from one stage to the next stage to the right or to the left, depending on the level of a control line.

Johnson Counter

- In a Johnson counter the complement of the output of the last flip-flop is connected back to the D input of the first flip-flop.
- The 4-bit sequence has a total of eight states, or bit patterns. In general, a Johnson counter will produce a modulus of 2n, where n is the number of stages in the counter.

Clock Pulse Q_0 Q_1 Q_2 Q_3										
0	0	0	0	0 <						
1	1	0	0	0						
2	1	1	0	0						
3	1	1	1	0						
4	1	1	1	1						
5	0	1	1	1						
6	0	0	1	1						
7	0	0	0	1 —						

5	entity SR4_JOHN is
6	port (clk: in std_logic;
7	<pre>Q: out std_logic_vector(3 downto 0)</pre>
8	-);
9	end entity;
10	
11	architecture behav of SR4_JOHN is
12	<pre>Lsignal q_int: std_logic_vector(3 downto 0):=x"0";</pre>
13	□ begin
14	process(clk) begin
15	if rising_edge(clk) then
16	<pre>q_int <= q_int(2 downto 0) & not(q_int(3));</pre>
17	- end if;
18	- end process;
19	Q <= q_int;
20	Lend architecture;

Ring Counter

A ring counter utilizes one flip-flop for each state in its sequence. It has the advantage that decoding gates are not required. In the case of a 10-bit ring counter, there is a unique output for each decimal digit.

Ten-bit ring counter sequence.										
Clock Pulse	Q_0	Q_1	Q_2	Q_3	Q_4	Q_5	Q_6	Q_7	Q_8	Q9
0	1	0	0	0	0	0	0	0	0	0 ←
1	0	1	0	0	0	0	0	0	0	0
2	0	0	1	0	0	0	0	0	0	0
3	0	0	0	1	0	0	0	0	0	0
4	0	0	0	0	1	0	0	0	0	0
5	0	0	0	0	0	1	0	0	0	0
6	0	0	0	0	0	0	1	0	0	0
7	0	0	0	0	0	0	0	1	0	0
8	0	0	0	0	0	0	0	0	1	0
9	0	0	0	0	0	0	0	0	0	1 —

27	entity SR10_RING is
28	port (
29	clk: in std_logic;
30	<pre>Q: out std_logic_vector(9 downto 0)</pre>
31	-);
32	end entity;
33	
34	

architecture behav of SR10_RING is
<pre>signal q_int: std_logic_vector(9 downto 0):=(9=>'1',others=>'0');</pre>
pegin
process(clk) begin
if rising_edge(clk) then q_int <= q_int(8 downto 0) & q_int(9); end if;
- end process;
Q <= q_int;
end architecture;

Digital Logic Design with FPGA

Digital Design with VHDL

Sequential Logic 2

Shift Register Operations

- A register is a digital circuit with two basic functions: data storage and data movement. The storage capability of a register makes it an important type of memory device.
- The storage capacity of a register is the total number of bits (1s and 0s) of digital data it can retain. Each stage (flip-flop) in a shift register represents one bit of storage capacity; therefore, the number of stages in a register determines its storage capacity.
- The shift capability of a register permits the movement of data from stage to stage within the register or into or out of the register upon application of clock pulses.

Serial In/Serial Out

The serial in/serial out shift register accepts data serially - one bit at a time on a single line. It produces the stored information on its output also in serial form.

9	architecture struct of SRG5 is
10	<pre>Lsignal q_int: std_logic_vector(4 downto 0);</pre>
11	pegin
12	<pre>FF0: dff port map (clk=>clk, d=>sin, q=>q_int(0));</pre>
13	<pre>FF1: dff port map (clk=>clk, d=>q_int(0), q=>q_int(1));</pre>
14	<pre>FF2: dff port map (clk=>clk, d=>q_int(1), q=>q_int(2));</pre>
15	<pre>FF3: dff port map (clk=>clk, d=>q_int(2), q=>q_int(3));</pre>
16	<pre>FF4: dff port map (clk=>clk, d=>q_int(3), q=>q_int(4));</pre>
17	Q <= q_int(4);
18	Lend architecture;

20	architecture behav of SRG5 is
21	<pre>_signal q_int: std_logic_vector(4 downto 0);</pre>
22	Degin
23	process(clk) begin
24	if rising_edge(clk) then
25	<pre>q_int <= q_int(3 downto 0) & sin;</pre>
26	- end if;
27	- end process;
28	$Q \leq q_{int}(4);$
29	Lend architecture;

Serial In/Parallel Out

- Data bits are entered serially (least-significant bit first) into a serial in/parallel out shift register in the same manner as in serial in/serial out registers.
- In the parallel output register, the output of each stage is available. Once the data are stored, each bit appears on its respective output line, and all bits are available simultaneously.

4	entity SRG4 is
5	port (sin, clk: in std_logic;
6	<pre>Q: out std_logic_vector(3 downto 0));</pre>
7	end entity;
8	
9	architecture behav of SRG4 is
10	<pre>_signal q_int: std_logic_vector(3 downto 0);</pre>
11	Degin
12	process(clk) begin
13	if rising_edge(clk) then
14	<pre>q_int <= q_int(2 downto 0) & sin;</pre>
15	- end if;
16	- end process;
17	Q <= q_int;
18	Lend architecture;

Parallel In/Serial Out

- For parallel in data, multiple bits are transferred at one time.
- SHIFT/LOAD input allows all bits of data to load in parallel into the register.

4	entity SRGL4 is
5	port (clk: in std_logic;
6	<pre>pin: in std_logic_vector(3 downto 0);</pre>
7	<pre>sh_nload: in std_logic;</pre>
8	<pre>- Q: out std_logic);</pre>
9	Lend entity;
10	
11	architecture behav of SRGL4 is
12	<pre>Lsignal q_int: std_logic_vector(3 downto 0);</pre>
13	pegin
14	process(clk) begin
15	if rising_edge(clk) then
16	if sh_nload = '0' then
17	- q_int <= pin;
18	else else
19	<pre>q_int <= q_int(2 downto 0) & '1';</pre>
20	- end if;
21	- end if;
22	- end process;
23	Q <= q_int(3);
24	Lend architecture;

Parallel In/Parallel Out

Immediately following the simultaneous entry of all data bits, the bits appear on the parallel outputs.

30	entity SRD4 is
31	port (Clock: in std_logic;
32	<pre>D: in std_logic_vector(3 downto 0);</pre>
33	<pre>Q: out std_logic_vector(3 downto 0));</pre>
34	end entity SRD4;
35	
36	architecture behav of SRD4 is
37	Degin
38	process (Clock) begin
39	if rising_edge(Clock) then
40	Q <= D;
41	- end if;
42	- end process;
43	Lend architecture;

46	entity SRDN is
47	<pre>generic(N: positive:=128);</pre>
48	port (Clock: in std_logic;
49	<pre>D: in std_logic_vector(N-1 downto 0);</pre>
50	<pre>Q: out std_logic_vector(N-1 downto 0));</pre>
51	end entity SRDN;
52	
53	architecture behav of SRDN is
54	Degin
55	process(Clock) begin
56	if rising_edge(Clock) then
57	Q <= D;
58	- end if;
59	- end process;
60	end architecture:

Bidirectional Shift Registers

- A bidirectional shift register is one in which the data can be shifted either left or right.
- It can be implemented by using gating logic that enables the transfer of a data bit from one stage to the next stage to the right or to the left, depending on the level of a control line.

Johnson Counter

- In a Johnson counter the complement of the output of the last flip-flop is connected back to the D input of the first flip-flop.
- The 4-bit sequence has a total of eight states, or bit patterns. In general, a Johnson counter will produce a modulus of 2n, where n is the number of stages in the counter.

Clock Pulse	Q_0	Q_1	Q_2	Q_3
0	0	0	0	0 <
1	1	0	0	0
2	1	1	0	0
3	1	1	1	0
4	1	1	1	1
5	0	1	1	1
6	0	0	1	1
7	0	0	0	1 —

5	entity SR4_JOHN is
6	port (clk: in std_logic;
7	<pre>Q: out std_logic_vector(3 downto 0)</pre>
8	-);
9	end entity;
10	
11	architecture behav of SR4_JOHN is
12	<pre>Lsignal q_int: std_logic_vector(3 downto 0):=x"0";</pre>
13	□ begin
14	process(clk) begin
15	if rising_edge(clk) then
16	<pre>q_int <= q_int(2 downto 0) & not(q_int(3));</pre>
17	- end if;
18	- end process;
19	Q <= q_int;
20	Lend architecture;

Ring Counter

A ring counter utilizes one flip-flop for each state in its sequence. It has the advantage that decoding gates are not required. In the case of a 10-bit ring counter, there is a unique output for each decimal digit.

Ten-bit ring o	counte	r seque	ence.							
Clock Pulse	Q_0	Q_1	Q_2	Q_3	Q_4	Q_5	Q_6	Q_7	Q_8	Q9
0	1	0	0	0	0	0	0	0	0	0 ←
1	0	1	0	0	0	0	0	0	0	0
2	0	0	1	0	0	0	0	0	0	0
3	0	0	0	1	0	0	0	0	0	0
4	0	0	0	0	1	0	0	0	0	0
5	0	0	0	0	0	1	0	0	0	0
6	0	0	0	0	0	0	1	0	0	0
7	0	0	0	0	0	0	0	1	0	0
8	0	0	0	0	0	0	0	0	1	0
9	0	0	0	0	0	0	0	0	0	1 —

27	entity SR10_RING is
28	port (
29	clk: in std_logic;
30	<pre>Q: out std_logic_vector(9 downto 0)</pre>
31	-);
32	end entity;
33	
34	

architecture behav of SR10_RING is
<pre>signal q_int: std_logic_vector(9 downto 0):=(9=>'1',others=>'0');</pre>
pegin
process(clk) begin
if rising_edge(clk) then q_int <= q_int(8 downto 0) & q_int(9); end if;
- end process;
Q <= q_int;
end architecture;

Digital Logic Design with FPGA

Digital Design with VHDL

Sequential Logic 3

Outline

- Asynchronous Counters
- Finite State Machines (FSMs)
- Synchronous Counters
- Up/Down Synchronous Counters
- Cascaded Counters
- Counter Applications

- The term asynchronous refers to events that do not have a fixed time relationship with each other and do not occur at the same time.
- An asynchronous counter is one in which the flip-flops within the counter do not change states at exactly the same time because they do not have a common clock pulse.

2-Bit Asynchronous Binary Counter

- clk is applied to the clock input (clk) of only the first flip-flop, ff0, which is always the least significant bit (LSB). The second flip-flop, ff1, is triggered by the qn (inverted) output of ff0.
- Because of the inherent propagation delay time through a flip-flop, a transition of the input clock pulse (clk) and a transition of the qn output of ff0 can never occur at exactly the same time.

3-Bit Asynchronous Binary Counter

- This counter can be easily expanded for higher count, by connecting additional toggle flip-flops.
- Asynchronous counters are commonly referred to as ripple counters for the following reason: the effect of the input clock pulse is first "felt" by ff0. This effect cannot get to ff1 immediately because of the propagation delay through ff0. Then there is the propagation delay through ff1 before ff2 can be triggered. Thus, the effect of an input clock pulse "ripples" through the counter, due to propagation delays, to reach the last flip-flop.
- Cumulative delay of an asynchronous counter is a major disadvantage because it limits the rate at which the counter can be clocked and creates decoding problems.
- The maximum cumulative delay in a counter must be less than the period of the clock waveform.

FSMs

- A state machine is a sequential circuit having a limited (finite) number of states occuring in a prescribed order.
- A counter is an example of a state machine; the number of states is called the modulus.

Two basic types of state machines are the Moore and the Mealy.

- The Moore state machine is one where the outputs depend only on the internal present state.
- The Mealy state machine is one where the outputs depend on both the internal present state and on the inputs.

FSM Synthesis

• Next-state table:

The simplest coding example: zero = 00, one = 01, two = 10.

• Next state and output equations: $y0p = \overline{ce} \ y0 + ce \ \overline{y1} \ \overline{y0}$

 $y1p = \overline{ce} y1 + ce y0$

 $Q0 = \overline{y1} \overline{y0}$

Q1 = y0

Q2 = y1

FSM Synthesis

 $y0p = \overline{ce} \ y0 + ce \ \overline{y1} \ \overline{y0}$ $y1p = \overline{ce} \ y1 + ce \ y0$ $Q0 = \ \overline{y1} \ \overline{y0}$ Q1 = y0Q2 = y1

4	entity fsm_3st is
5	port(clk, rst, ce: in std logic;
6	Q: out std logic vector(2 downto 0));
7	end;
8	
9	architecture struct of fsm_3st is
10	signal y0p, y1p, y0, y1: std_logic;
11	Degin
12	next state logic
13	y0p <= (not ce and y0) or
14	(ce and not y0 and not y1);
15	y1p <= (not ce and y1) or
16	(ce and y0);
17	
18	sate register
19	state_mem: process(clk,rst) begin
20	if rst='1' then
21	- y0<='0'; y1<='0';
22	elsif (clk'event and clk='1') then
23	y0<=y0p; y1<=y1p;
24	- end if;
25	-end process;
26	
27	output logic
28	$Q(0) \le (not y0 and not y1);$
29	Q(1)<=y0;
30	Q(2)<=y1;
31	Lend architecture;

FSMs – VHDL design guidelines

- For HDL, process is the best way to describe FSM components
- Next state equations can be described directly in the sequential process or in a distinct combinatorial process. The simplest coding example is based on a case statement.
- A state register can be a different type (such as: integer, bit_vector, std_logic_vector).
 It is common and convenient to define an enumerated type containing all possible state values and to declare state register with that type.
- Non-registered outputs are described either in the combinatorial process or in concurrent assignments.
- Registered outputs must be assigned within the sequential process.
- Registered inputs are described using internal signals, which are assigned in the sequential process.

FSMs - VHDL

4	entity fsm_3st is
5	port(clk, rst, ce: in std_logic;
6	<pre>Q: out std_logic_vector(2 downto 0));</pre>
7	end;
8	
9	architecture behav of fsm_3st is
10	<pre>type state is (zero,one,two);</pre>
11	<pre>signal present_state, next_state: state;</pre>
12	pbegin

13	fsm: process(present_state,ce) begin
14	case present_state is
15	when zero =>
16	Q <= "001";
17	if ce='1' then
18	<pre>- next_state <= one;</pre>
19	else
20	<pre>next_state <= zero;</pre>
21	- end if;
22	when one =>
23	Q <= "010";
24	if ce='1' then
25	<pre>next_state <= two;</pre>
26	else else
27	<pre>next_state <= one;</pre>
28	- end if;
29	when two =>
30	Q <= "100";
31	if ce='1' then
32	<pre>- next_state <= zero;</pre>
33	else
34	<pre>next_state <= two;</pre>
35	- end if;
36	- end case;
37	-end process;
38	state_mem: process(clk,rst) begin
39	if rst='1' then
40	<pre>present_state <= zero;</pre>
41	elsif (clk'event and clk='1') then
42	<pre>present_state <= next_state;</pre>
43	- end if;
44	-end process;
45	Lend architecture;

FSMs - VHDL

One-hot encoding

- The term synchronous refers to events that have a fixed time relationship with each other.
- A synchronous counter is one in which all the flip-flops in the counter are clocked at the same time by a common clock pulse.

3-Bit Synchronous Binary Counter

4-Bit Synchronous Binary Counter

4-Bit Synchronous Decade Counter

States of a BCD de	ecade cou	unter.		
Clock Pulse	Q_3	Q_2	Q_1	Q_0
Initially	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10 (recycles)	0	0	0	0

Digital Logic Design with FPGA

4-Bit Synchronous Decade Counter

11	entity d_cntr4Aceo is
12	Port (clk : in std_logic;
13	<pre>rst : in std_logic;</pre>
14	<pre>ce : in std_logic;</pre>
15	<pre>tc : out std_logic;</pre>
16	<pre>ceo : out std_logic;</pre>
17	<pre>q : out std_logic_vector(3 downto 0));</pre>
18	end entity d_cntr4Aceo;
19	
20	architecture behav of d_cntr4Aceo is
21	<pre>signal q_tmp : std_logic_vector(q'range) := x"0";</pre>
22	signal tci : std_logic;
23	P begin
24	process(clk,rst) begin
25	if rst='1' then
26	- q_tmp <= x"0";
27	elsif rising_edge(clk) then
28	if ce='1' then
29	if tci='1' then
30	- q_tmp <= x"0";
31	else else
32	$q_{tmp} \leq q_{tmp} + 1;$
33	- end if;
34	- end if;
35	- end if;
36	-end process;
37	outputs
38	<pre>tci <= '1' when (q_tmp=9) else '0';</pre>
39	<pre>ceo <= (tci and ce);</pre>
40	tc <= tci;
41	$q \leq q_{tmp};$
42	Lend architecture behav;

Up/Down Counter

- An up/down counter is one that is capable of progressing in either direction through a certain sequence.
- An up/down counter, sometimes called a bidirectional counter, can have any specified sequence of states.
- In general, most up/down counters can be reversed at any point in their sequence.

rst up_ndown	Cntr~[53]	Q[20]
clk	Allow cntr[20] 3'h1 B[20] OUT[20] 3'h0 SCLR	

Up/Down sequence for a 3-bit binary counter.					
Clock Pulse	Up	Q_2	Q_1	Q_0	Down
0	15	0	0	0	51
1	ζ	0	0	1	5
2	ζ	0	1	0	5
3	ζ	0	1	1	5
4	Ç	1	0	0	5
5	ζ	1	0	1	5
6	Ç	1	1	0	5
7	Ç	1	1	1	31
,	1 5	-	1	1	

Counters can be connected in cascade to achieve higher-modulus operation.

In essence, cascading means that the last-stage output of one counter drives the input of the next counter.

Asynchronous Cascading

q[4..0]

Synchronous Cascading

When operating synchronous counters in a cascaded configuration, it is necessary to use the clock enable (CE) and the terminal count (TC) or clock enable output (CEO) functions to achieve higher-modulus operation

Full-modulus Cascading

An overall modulus (divide-by-factor) is the product of the individual moduli of all the cascaded counters

Truncated Sequences

Often an application requires an overall modulus that is less than that achieved by full-modulus cascading. A truncated sequence must be implemented with cascaded counters with LOAD.

16-bit Loadable Synchronous Binary Counter

Let's assume that a certain application requires a divide-by-40,000 counter (modulus 40,000). The difference between 65,536 and 40,000 is 25,536, which is the number of states that must be deleted from the full-modulus sequence. The technique used in the circuit is to preset the cascaded counter to 25,536 (63C0 in hexadecimal) each time it recycles, so that it will count from 25,536 up to 65,535 on each full cycle. Therefore, each full cycle of the counter consists of 40,000 states.

 $2^{16} = 65,535$ 65,536 - 40,000 = 25,536 (x"63C0")

Truncated Sequences

6	entity cntrNbL is	
7	<pre>generic(N: positive:=16);</pre>	F
8	port(clk, load: in std_logic;	
9	<pre>D: in std_logic_vector(N-1 downto 0);</pre>	
10	TC: out std_logic;	
11	<pre>Q: out std_logic_vector(N-1 downto 0));</pre>	
12	Lend;	
13	architecture behav of cntrNbL is	
14	<pre>constant EOSQ: std_logic_vector(Q'range):=(others=>'1');</pre>	
15	<pre>signal cntr: std_logic_vector(Q'range):=(others=>'0');</pre>	
16	⊟begin	
17	cntr_proc: process(clk) begin	
18	if rising_edge(clk) then	
19	if load='1' then	
20	- cntr <= D;	
21	else	
22	cntr <= cntr +1;	
23	- end if;	
24	- end if;	
25	-end process;	
26	Q <= cntr;	
27	TC <= '1' when cntr=EOSQ else '0';	
28	Lend architecture;	

F/LUT: 16/17

FF/LUT: 16/25

37	entity cntrNbDR is
38	<pre>generic(N: positive:=16);</pre>
39	<pre>port(clk, rst: in std_logic;</pre>
40	<pre>D: in std_logic_vector(N-1 downto 0);</pre>
41	TC: out std_logic;
42	<pre>Q: out std_logic_vector(N-1 downto 0));</pre>
43	end;
44	architecture behav of cntrNbDR is
45	<pre>signal cntr: std_logic_vector(Q'range):=(others=>'0');</pre>
46	begin
47	cntr_proc: process(clk) begin
48	if rising_edge(clk) then
49	if rst='1' then
50	- cntr <= (others=>'0');
51	elsif cntr=D then
52	- cntr <= (others=>'0');
53	else
54	cntr <= cntr +1;
55	end if;
56	end if;
57	-end process;
58	Q <= cntr;
59	TC <= '1' when cntr=D else '0';
60	Lend architecture;

Counter Decoding

- In many applications, it is necessary that some or all of the counter states be decoded.
- The decoding of a counter involves using decoders or logic gates to determine when the counter is in a certain binary state in its sequence.
- For instance, the terminal count (TC) function previously discussed is a single decoded state (the last state) in the counter sequence.

Apps: 7Segment Display Multiplexer

- A simplified method of multiplexing BCD numbers to a multidigit 7-segment display
- 4-digit numbers are displayed on the 7-segment readout by the use of a single BCD-to-7-segment decoder

Apps: 7Segment Display Multiplexer

Apps: 7Segment Display Multiplexer

4	entity s7x4_drv is
5	<pre>port (clk_1kHz: in std_logic;</pre>
6	<pre>D0,D1,D2,D3: std_logic_vector(3 downto 0);</pre>
7	<pre>Seg_out: out std_logic_vector(6 downto 0);</pre>
8	<pre>AN_out: out std_logic_vector(3 downto 0)</pre>
9);
10	Lend entity;
11	
12	<pre>architecture behav of s7x4_drv is</pre>
13	<pre>signal one_hot: std_logic_vector(3 downto 0):=x"E";</pre>
14	<pre>signal bcd: std_logic_vector(3 downto 0);</pre>
15	L
16	— begin
17	onehot_reg: process(clk_1kHz) begin
18	if rising_edge(clk_1kHz) then
19	<pre>one_hot <= one_hot(2 downto 0) & one_hot(3);</pre>
20	- end if;
21	- end process;
22	
23	data_mux: with one_hot select
24	bcd <= d0 when "1110",
25	d1 when "1101",
26	d2 when "1011",
27	d3 when others;
28	
29	decoder: with bcd select
30	<pre>Seg_out<= "1111001" when x"1",</pre>
31	"0100100" when x"2",
32	"0110000" when x"3",
33	"0011001" when x"4",
34	"0010010" when x"5",
35	"0000010" when x"6",
36	"1111000" when x"7",
37	"0000000" when x"8",
38	"0010000" when x"9",
39	"1000000" when x"0",
40	"0111111" when others;
41	AN_out <= one_hot;
42	Lend architecture;

