

Digital Logic Design with FPGA

Design Flow with Quartus

Simulation & HW Debug



Outline

- Modeling digital systems
- Simulation in typical design flow
 - □ Simulation tools
 - □ Timing simulation
- Hardware debug
 - □ In-System Sources and Probes (ISSP)
 - □ Signal Tap Internal Analyzer




Modeling Digital Systems

- Simulation and modeling at the system level
 - □ performance analysis
- Behavior specification at the algorithmic level
 - preliminary functional verification of algorithms
 - □ division into hardware and software
 - □ high-level synthesis
- Simulation behavioral models of standard elements
- Functional simulations at the system/package level
 - 🗆 full
 - □ bus
- Synthesizable models at the RTL (register transfer level)
 - □ full functional specification of the project
- Model of the system environment (testbench)
- Simulation models of library cells from integrated circuit manufacturers (VITAL standard)
 - □ time verification of ASIC/FPGA systems



Simulation in typical design flow





Simulation

- Provide results that are impossible to measure in HW prototype
- Include wide range of analyses
- Reduce development costs
- Minimize time-to-market
- Delivering visibility of all signals in design
- Designer has to create stimulus that matches device behavior
- Can take very long time to run for large designs


	clk_10M	1																				
3		0											-									
	f_in	0																				
	f_range	4'h0	3																	0		
⊡- ◆		4'h1	2																	1		
🗉 🔷		16'h0345	1234																	0345		
- 🗇	time_base_rst	1																				
	time_base_on	0			L																	
	next_address	1																				
	freq_counter_full	0																				
	time_base_pulse	0																				
	memory_en	0																				
	fsm_address	4'h2	8					<u>7</u>		<u>[6</u>		<u>[5</u>		4		3		2			8	
	counter_out		{0} {0} {0}		} {3} {4} {	5}															<u> {{0} }</u> {	
			00000034		r.					-											<u>1000 10</u>	
	💫 c_state		BASE ON											CHECK 0							BASE ON	
<u>~</u>	n_state	BASE_ON	BASE ON	[BASE	CHECK 0	<u>DEC A</u>	<u>CHECK 0</u>	DEC A	CHECK 0	<u>IDEC A</u>	CHECK 0	<u>IDEC A</u>	CHEC	DEC A	(CHECK 0	DEC A	CHECK 0	(MEM	CLEAR	BASE ON		
🗠 📰 📀	Now	4000005000000 ps	1.1	1 1	1 1	30000024	00000 ps	1 1	1 1	30000028	300000 ps	1 1		30000032	00000 ps	1 1	1.1	30000036	500000 ps	1.1	l 1 1	30000040

. . .



HDL Testbench

- Testbench is a specific design unit described in HDL
- It has no ports and is intended to simulate the designed device (UUT)
- Defines forces (stimuli) and how to interpret simulation results
- Creating a testbench:
 - □ written "by hand" by the designer
 - generated automatically using graphic editors based on the description of UUT ports






HDL Testbench

6	library IEEE;
7	use IEEE.STD LOGIC 1164.ALL;
8	use std.env.all;
9	
10	Entity d cntr4ceo tb is
11	generic(T: time:= 1 ns);
12	end entity d cntr4ceo tb;
13	
14	architecture behav of d cntr4ceo tb is
15	signal clk,rst: std logic := '0';
16	signal ce, ceo, tc : std logic;
17	signal q: std logic vector(3 downto 0);
18	
19	constant PERIOD : delay_length := 20*T; Stimulus definition
20	Stilluids delinition
21	procedure clk_gen(signal s: out std_logic; period: delay_length := 10 ns) is
22	H begin
26	
27	procedure pulse (signal s: out std logic; Hpulse,Lspace: delay length) is
28	+ i begin
32	
33	procedure stop after falling edge(signal trig: in std logic; delay: delay length := 0 ns) is
34	+ begin
41	
42	procedure stop after Nfalling edge(signal trig: in std logic; delay: delay length := 0 ns; N: natural:=2) is
44	begin
57	
58	Degin
59	
60	UUT: entity work.d cntr4ceo
61	<pre>i port map(clk,rst,ce,tc,ceo,q);</pre>
62	
	pulse (ce, 105*PERIOD, 2*PERIOD);
63	pulse (rst, 2*PERIOD, 12*PERIOD); Stimulus run
64	puise(rst, 2*PERIOD); 1
65	<pre>clk_gen(clk_PERIOD);</pre>
66	<pre>stop_after_Nfalling_edge(ceo,PERIOD,5);</pre>
67 68	
00	end architecture behav:




Questa Overview

- Multi-language HDL simulation environment
- It can be used independently or Quartus can create startup scripts
- Two versions of the Questa* Intel FPGA simulator available:
 - Questa* Intel® FPGA Edition
 - Licenses are required and must be purchased
 - 2-6X slower than Questa Core
 - □ Questa* Intel® FPGA Starter Edition
 - Licenses are required but are free
 - 40% slower than paid edition
- Both the free and paid editions require licenses for performing elaboration and simulation, but not for compilation





Questa Overview





Questa Simulation Types

Simulation Type	Description	Occurs
RTL	Simulation of an RTL design consisting of one or more RTL files. The RTL files can instantiate low level blocks, such as primitives, basic IP functions, and ATOMs.	Can perform before synthesis
Post-Synthesis (Gate-Level)	The Quartus EDA Netlist Writer tool generates the post-synthesis netlist. The post-synthesis netlist is a netlist of low level blocks called ATOMs. The post-synthesis netlist is a purely functional netlist.	Must perform after synthesis
Post-Fit (Gate-Level)	The Quartus EDA Netlist Writer can generate a Verilog HDL or VHDL gate-level netlist after the Fitter stage completes (post-fit netlist). The post-fit netlist is a netlist of ATOMs that the Fitter placed and routed on the FPGA device. The post-fit netlist is a purely functional netlist. Note: The post-fit netlist includes chip locations of ATOM instances in commented lines. The post-synthesis netlist does not include this data.	Must perform after fitting

Note: The Quartus Prime software supports post-fit functional simulation, but does not support post-fit timing simulation.




In-System Sources and Probes (ISSP)

- Hardware and Software Requirements
 - □ Intel Quartus Prime Lite Edition
 - Download Cable (USB-Blaster download cable or ByteBlaster cable)
 - □ Intel FPGA development kit or user design board with a JTAG connection to device under test
- The In-System Sources and Probes Editor supports the following device families:
 - Arria series
 - Stratix series
 - □ Cyclone series
 - MAX series
- Quickly set signal to constants: pins or internal nodes
- Easily monitor signals (no-triggered continuous display)
- Works on actual hardware
- × Not-triggered might miss activity!



The ISSP system consists of the ALTSOURCE_PROBE IP core and an interface to control the ALTSOURCE_PROBE IP core instances during run time

- ISSP Editor consists of a probe function and interface to control the instances during run-time
- Allows an easy way to drive and sample signals in hardware
- Operates over JTAG
- Each ISSP instance can view/probe up to 512 signals
- Each ISSP instance can drive/source up to 512 signals




ISSP block diagram



Using In-System Sources and Probes

- Create ISSP IP instance using the IP Parameter Editor
- Instantiate in design and compile project
- Program target device
- Create and use ISSP Editor (.spf file) to control sources and probes


IP Parameter Editor - issp_inst.qsys* (D\semestry\Quartus\lab3multi\issp_inst.qsys)	- O X
<u>Eile Edit System G</u> enerate <u>V</u> iew <u>T</u> ools <u>H</u> elp	Simulati
Nerameters 😫 – 🗗 🗆) Details 🕸 🎦 Block Symbol 🕸 🗕 🗗 🗖
System: issp_inst Path: in_system_sources_probes_0	Show signals
Intel FPGA In-System Sources & Probes altera_in_system_sources_probes Details	in_system_sources_probes_0
▼ Instance Info	sources
Vautomatic Instance Index Assignment	source
Instance Index: 0	probes
The 'Instance ID' of this instance (optional): NONE	probe[220] probe
V Probe Parameters	attera_in_system_sources_probes
Probe Port Width [0512]: 23	
Source Parameters	
Source Port Width [0512]: 1	
Hexadecimal initial value for the Source Port:	
Use Source Clock	ISSP IP core setup





Using In-System Sources and Probes


- Create ISSP IP instance using the IP Parameter Editor
- Instantiate in design and compile project
- Program target device
- Create and use ISSP Editor (.spf file) to control sources and probes






Using In-System Sources and Probes

- Create ISSP IP instance using the IP Parameter Editor
- Instantiate in design and compile project
- Program target device
- Create and use ISSP Editor (.spf file) to control sources and probes








The Signal Tap Logic Analyzer captures and displays real-time signal behavior in an FPGA design using a defined clock signal

- Easily monitor signals using simple to elaborate triggering schemes \checkmark
- No external equipment required \checkmark
- Don't need to figure out stimulus since its based on actual hardware \checkmark



- Uses up lots of memory resources inside the FPGA
- Can change timing of design
- Requires recompile witch takes time




- Hardware and Software Requirements
 - □ Signal Tap Logic Analyzer (following software includes the Signal Tap):
 - Intel Quartus Prime Design Software
 - Intel Quartus Prime Lite Edition
 - Alternatively, use the Signal Tap standalone software and standalone Programmer software
 - Download Cable (USB-Blaster download cable or ByteBlaster cable)
 - □ Intel FPGA development kit or user design board with a JTAG connection to device under test
- **Note**: During data acquisition, the memory blocks in the device store the captured data, and then transfer the data to the logic analyzer over a JTAG communication cable.

Opening the Standalone Signal Tap Logic Analyzer GUI

quartus_stpw <stp_file.stp>



Signal Tap LA vs. External LA



- System-level debug
- Can store large quantities of data
- Flexible trigger condition



- Tap signals buried deep in the design
- No unassigned I/Os or routing needed
- Comes free with Quartus
- No external test equipment needed
- Tap new signals with the same board by recompiling, reprograming (no re-spin!)



- Create Signal Tap instance
 - □ Use Signal Tap file (.stp)
 - Creates a file separate from design files
 - Convenient features and GUI

- Use IP Catalog
 - Manually instantiate IP core directly into HDL code
 - Ties the ELA to the signals directly in RTL

	🕞 New	×
	State Machine File SystemVerilog HDL File Tcl Script File Verilog HDL File VHDL File * Memory Files Hexadecimal (Intel-Format) File Memory Initialization File * Verification/Debugging Files In-System Sources and Probes File Logic Analyzer Interface File Signal Tap Logic Analyzer File University Program VWF	
	Other Files AHDL Include File Block Symbol File Chain Description File Important Security for Security Secur	
	× File	
o Selection Available ry asic Functions Arithmetic Bridges and Adaptors	Cancel Help	
Clocks; PLLs and Resets Configuration and Programming I/O Miscellaneous		
On Chip Memory Simulation; Debug and Verificatio	n	
 Altera SignalTap II Log Altera Soft Core JTAG Altera Virtual JTAG Intel FPGA In-System SLD Hub Controller 	Sources & Probes	
SLD Hub Controller Sy	rstem	

IP Catalog

Libra



- Instance Manager
 - □ Identifies which instance is being edited in the GUI
 - □ Enable/disable instances quickly
 - □ Gives status and resource utilization

	🥍 Signal Tap Logic Analyzer - D:/s	emestry/Quartus/la	ab3multi/mu	lti_f - multi_f - [stp	1.stp]*						×
	<u>File Edit View Project Proce</u>	essing <u>T</u> ools <u>W</u>	(indow <u>H</u> el	lp					Search Intel FPGA	ι] 6
	音 🖯 २ ९			2							
	Instance Manager: 🍳 🔎 🔳	Add nodes	to the currer	nt instance			×	JTAG Chai	n Configuration: JTAG ready		×
	Instance	Status	Enabled	LEs: 0	Memory: 0	Small: NA	Medium: NA	Hardware:	USB-Blaster [USB-0]	Setup	
	🕄 auto_signaltap_0	Not running	\checkmark	0 cells	0 bits	NA	NA	riardware.		octup	-
								Device:	@1: 10M50DA(. ES)/10M! *	Scan Ch	ain
. .	•						Þ	>> SOF	Manager:		



- JTAG Chain Configuration
 - □ Graphical setup for JTAG
 - □ Buit-in Programmer
 - □ Scans the JTAG chain and identifies available devices

🥍 Signal Tap Logic Analyzer - D:/s	emestry/Quartus/I	ab3multi/mu	lti_f - multi_f -	[stp1.stp]*			- 0	×
<u>File Edit View Project</u> Proce	essing <u>T</u> ools <u>V</u>	<u>/</u> indow <u>H</u> el	p				Search Intel FPGA	
२ 🗧 🗄 🤰			?				,	
Instance Manager: 🍳 👂 🔳	Add nodes	to the currer	nt instance			×	JTAG Chain Configuration: JTAG ready	×
Instance	Status	Enabled	LEs: 0	Memory: 0	Small: NA	Medium: NA	Hardware: USB-Blaster [USB-0] 🔻 Setup	
🔝 auto_signaltap_0	Not running	\checkmark	0 cells	0 bits	NA	NA		
							Device: @1: 10M50DA(. ES)/10M! 🔻 Scan C	hain
							>> SOF Manager: 👗 🕕	
•						Þ		



- Nodes List
 - □ Use the Node Finder to add signals to be tapped
 - □ Automatically groups busses together and create custom groups

		Lock mode:	Allow all char	1	Signal Configuration: X
	Node	Data Enable	Trigger Enable	Trigger Conditions	Clock: adc_clk_10
ype Alias	Name	17	17	1 ✓ Basic AND ▼	
	meter_inst reg_selector:out_mem q[0]	v	✓		Data
<u> </u>	meter_inst reg_selector:out_mem q[1]	v	v		
►	meter_inst reg_selector:out_mem q[2]		✓		Sample depth: 512 TRAM type: Auto
<u></u>	meter_inst reg_selector:out_mem q[3]	V	✓		Segmented: 2 256 sample segments
<u> </u>	meter_inst reg_selector:out_mem q[4]	v	✓		Segmented.
R	meter_inst reg_selector:out_mem q[5]	V	v		Nodes Allocated: Auto Manual: 17
₿	meter_inst reg_selector:out_mem q[6]		v		
R	meter_inst reg_selector:out_mem q[7]	V	V		Pipeline Factor: 0
R I I	meter inst/reg selector.out mem/q[8]	v	\checkmark		
	meter_instrieg_selector.out_memiq[0]				Storage qualifier
₽ <u></u>	meter_inst reg_selector.out_mem q[9]	V	✓		Storage qualifier.
		-			Node
R R R R R Data	meter_inst reg_selector.out_mem q[9] eter_inst reg_selector.out_mem q[10] eter_inst reg_selector.out_mem q[11]	V	v		Type: Continuous Node
R R	meter_inst reg_selector.out_mem q[9] eter_inst reg_selector.out_mem q[10]	✓ ✓	✓ ✓		Type: Image: Continuous Node Image: Named: Image: Image: Image: Nodes Found: Image: Image: Image: Nodes Found:
R R	meter_inst reg_selector.out_mem q[9] eter_inst reg_selector.out_mem q[10] eter_inst reg_selector.out_mem q[11]	✓ ✓	✓ ✓		Type: Image: Continuous Node Image:
R	meter_inst reg_selector.out_mem q[9] eter_inst reg_selector.out_mem q[10] eter_inst reg_selector.out_mem q[11]	✓ ✓	✓ ✓		Type: Image: Continuous Node Nodes <td< td=""></td<>
R	meter_inst reg_selector.out_mem q[9] eter_inst reg_selector.out_mem q[10] eter_inst reg_selector.out_mem q[11]	✓ ✓	✓ ✓		Type: Image: Continuous Node Image:
R	meter_inst reg_selector.out_mem q[9] eter_inst reg_selector.out_mem q[10] eter_inst reg_selector.out_mem q[11]	✓ ✓	✓ ✓		Type: Continuous Node ✓ Node Finder ✓ Node Finder ✓ ust ✓ Node Finder ✓ ust ✓ ust ✓ ust ✓ Node Finder ✓ ust ✓ ust ✓ ust ✓ Node Finder ✓ ust ✓ ust ✓ ust ✓ d_ctrtAceologen2chtr ✓ unassigned ✓ mult f_meterfsinaladdres[3]-2 ✓ unassign ✓ d_ctrtAceologen2chtr ✓ mult f_meterfsinaladdres[3]-3 ✓ unassign
R R	meter_inst reg_selector.out_mem q[9] eter_inst reg_selector.out_mem q[10] eter_inst reg_selector.out_mem q[11]	✓ ✓	✓ ✓		Type: Continuous Node Node Finder Image: Ima
R R	meter_inst reg_selector.out_mem q[9] eter_inst reg_selector.out_mem q[10] eter_inst reg_selector.out_mem q[11]	✓ ✓	✓ ✓		Type: Continuous Node * Node finder Ist * Namedt Ist * Matching Nodes: Ist * Matching Nodes: Ist * Matching Nodes: Ist * G. tmp-0 Unassigned * d. cntr4Acex lgen 2cntr mult f.meterfstnladdress[3]-2 * d. cntr4Acex lgen 2cntr mult f.meterfm.n1cntrlq.tmp(I) * d. cntr6 Unassigned * d. cntr4Acex lgen 2cntr mult f.meterfm.n1cntrlq.tmp(I) * d. cntr4Acex lgen 2cntr Unassigned * d. cntr4Acex lgen 2cntr mult f.meterfm.n1cntrlq.tmp(I) * d. cntr6 Unassigned
R	meter_inst reg_selector.out_mem q[9] eter_inst reg_selector.out_mem q[10] eter_inst reg_selector.out_mem q[11]	✓ ✓	✓ ✓		Type: Continuous Node Node finder Named: Uassigned q.tmp-2 Unassigned d.cntrAAceolgen2cntr ceo Unassigned d.tmp100 Unassigned q.tmp101 Unassigned q.tmp11 Unassigned will f.meterf_m.n1cntlq.tmp12 Unassigned will f.meterf_m.n1cntlq.tmp12 Nodes Found: will f.meterf_m.n1cntlq.tmp12 Unassigned will f.meterf_m.n1cntlq.tmp12 Unassigned will f.meterf_m.n1cntlq.tmp12 Unassigned will f.meterf_m.n1cntlq.tmp12
R R	meter_inst reg_selector.out_mem q[9] eter_inst reg_selector.out_mem q[10] eter_inst reg_selector.out_mem q[11]	✓ ✓	✓ ✓		Type: Continuous Node * Node finder * Ust * Named: * Ust * Matching Nodes: * Ust * Q tmp-0 Unassigned * Q tmp-0 Unassigned * d cntrAAceox(gen:2cntr mult f_meterstnjaddress[2)-1 Unassigned * d cntrAAceox(gen:2cntr mult f_meterstnjaddress[2)-1 Unassigned * d ump unssigned * ump * d ump[1] Unassigned * mult f_meterm.nitcnt[q_tmp[2] * d ump[3] Unassigned * mult f_meterm.nitcnt[q_tmp[2] * d ump[3] Unassigned * mult f_meterm.nitcnt[q_tmp[2] * d ump[3] Unassigned * mult f_meterm.nitcnt[q_tmp[2] * mult f_meterm.nitcnt[q_tmp[3] unassigned * mult f_meter_m.nitcnt[q_tmp[3]
R R	meter_inst reg_selector.out_mem q[9] eter_inst reg_selector.out_mem q[10] eter_inst reg_selector.out_mem q[11]	✓ ✓	✓ ✓		Node Type: Continuous Named List Matching Nodes: Image: Continuous Contraction: Contraction: Contraction: Contrest in antraction: Contraction:
R R	meter_inst reg_selector.out_mem q[9] eter_inst reg_selector.out_mem q[10] eter_inst reg_selector.out_mem q[11]	✓ ✓	✓ ✓		Type: Continuous Node * Node finder * Ust * Named: * Ust * Matching Nodes: * Ust * Q tmp-0 Unassigned * Q tmp-0 Unassigned * d cntrAAceox(gen:2cntr mult f_meterstnjaddress[2)-1 Unassigned * d cntrAAceox(gen:2cntr mult f_meterstnjaddress[2)-1 Unassigned * d ump unssigned * ump * d ump[1] Unassigned * mult f_meterm.nitcnt[q_tmp[2] * d ump[3] Unassigned * mult f_meterm.nitcnt[q_tmp[2] * d ump[3] Unassigned * mult f_meterm.nitcnt[q_tmp[2] * d ump[3] Unassigned * mult f_meterm.nitcnt[q_tmp[2] * mult f_meterm.nitcnt[q_tmp[3] unassigned * mult f_meter_m.nitcnt[q_tmp[3]



- Trigger Conditions and Qualifiers
 - Data Enable: saves signal data (disable to save memory)
 - □ Trigger Enable: signal is part of the trigger condition (disable to save LEs)

		Node	Data Enable	Trigger Enable	Trigger Conditions	
Гуре	Alias	Name	16	16	1 🗸 Basic AND 🔻	Clock: adc_clk_10
6		Finst reg_selector.out_mem q[03]	v	v	Ah	Data
•		inst reg_selector.out_mem q[0]	I V	✓	<u> </u>	
•		inst reg_selector.out_mem q[1]	v	v	1	Sample depth: 512 🔻 RAM type: Auto 🔻
•		inst reg_selector.out_mem q[2]	✓	✓	0	
*		inst reg_selector.out_mem q[3]	v	\checkmark	1	Segmented: 2 256 sample segments
6		inst reg_selector:out_mem q[47]	I V	✓	Xh	Nodes Allocated: Auto Manual: 16
*		meter_inst reg_selector:out_mem q[8]	✓	\checkmark		
*		meter_inst reg_selector:out_mem q[9]		✓		Pipeline Factor: 1
×.		eter_inst reg_selector:out_mem q[10]	✓	✓		Storage qualifier:
*		eter_inst reg_selector:out_mem q[11]		✓		Storage quarter.
*		eter_inst reg_selector:out_mem q[12]	✓	✓		Type:
*		eter_inst reg_selector:out_mem q[13]		✓		Above Contraction of the second secon
÷		eter_inst reg_selector:out_mem q[14]	✓	✓		Input port: auto_stp_external_storage_qualifier
*		eter_inst reg_selector:out_mem q[15]	l √	✓		Nodes Allocated: Auto Manual:
						Nodes Allocated: Auto Manual:



- Trigger Conditions
 - □ Add up to 10 trigger conditions
 - □ Choose how every node is compared
 - □ Choose what action triggers a specific node



trigge	er: 202	24/05/12 13:54:32 #1	Lock mode:	📫 Allow all chan	nges 👻	1	Signal Configuration:	×
		Node	Data Enable	Trigger Enable	Trigger Conditions	7		
	Alias	Name	16	16	1 🗸 Basic AND 🔻	i I	Clock: adc_clk_10	
5		Einst reg_selector:out_mem q[03]	✓	✓	Ah		Data	
*		inst reg_selector.out_mem q[0]	✓	v		-		
•		inst reg_selector.out_mem q[1]	✓	v			Sample depth: 512 🔹 RAM type: Aut	• •
*		inst reg_selector.out_mem q[2]	✓	✓	<u>0</u> 1		Segmented: AND / OR	
•*		inst reg_selector.out_mem q[3]	✓	✓				
5		inst reg_selector:out_mem q[47]	✓	✓	Xh		Nodes Allocated- AND	16 🇘
× 🔶 *		meter_inst reg_selector:out_mem q[8]		✓			OR	
*		meter_inst reg_selector:out_mem q[9]		✓			Pipeline Factor: NAND	•
*		eter_inst reg_selector:out_mem q[10]	✓ ✓	✓			Storage qualifier	
*•		eter_inst reg_selector:out_mem q[11]	 ✓ 	✓ ✓			_	
*		eter_inst reg_selector.out_mem q[12] eter_inst reg_selector.out_mem q[13]	 ✓ 	▼ ▼	222		Type: XOR	· · · ·
•*•		eter_inst/reg_selector.out_mem/q[13]	 ✓ 	▼ ▼			Input port: au XNOR	er
*		eter inst/reg_selector.out_mem[q[14]	✓	✓			TRUE	
•							Nodes Allocate FALSE	16
					· · · ·		4	
🧯 р	ata	🐻 Setup			```		Compare	-
						N	- 💹 Don't Care	
							Low	
							↓ ↓ Falling Edge	
							✓ Rising Edge	
							T High	
							X Either Edge	
							Insert Value	-



- Signal Configuration
 - □ Advanced trigger control
 - □ Select the number of trigger conditions
 - □ Trigger In/Out options

			{{
rigger:	202	4/05/12 13:54:32 #1	Signal Configuration: ×
		Node	
/pe A	lias	Name	Clock: adc_clk_10
	_	inst reg_selector.out_mem q[03]	Data
	_	inst reg_selector:out_mem q[0]	
	_	inst reg_selector:out_mem q[1]	Sample depth: 512 🔻 RAM type: Auto 👻
		inst reg_selector:out_mem q[2]	Segmented: 2 256 sample segments
	_	inst reg_selector.out_mem q[3]	
•	_	inst reg_selector.out_mem q[47]	Nodes Allocated: Auto Manual: 16
	_	meter_inst reg_selector:out_mem q[8]	Bineline Factor 1
	_	meter_inst reg_selector:out_mem q[9]	Pipeline Factor:
	_	eter_inst reg_selector.out_mem q[10]	Storage qualifier:
	_	eter_inst reg_selector.out_mem q[11] eter_inst reg_selector.out_mem q[12]	
	_	eter_instreg_selector.out_mem/q[12]	Type:
		eter instireg selector.out memiq[14]	Input port: auto stp external storage qualifier
		eter inst/reg_selector.out_mem/q[15]	
	_		Nodes Allocated: Auto Manual: 16
Data	a	🚟 Setup	L
rarchy	/ Dis	:play:	 X
v 🔹	m	ulti f	
		multi f meter:f meter inst	
	v		
		- reg_selector.out_mem	

lock: adc_clk_10				
lata				
Sample depth:	RAM ty	pe: Auto		
Segmented:	2 256 sample segr	ments		
Nodes Allocated:	Auto	Manual:	16	
Pipeline Factor:	1			
Storage qualifier:				
Туре:	- Input port			
		1.6		T
	to_stp_external_stora			
Nodes Allocate	d: • Auto) Manual:	16	
 Record dat 	discontinuities			
Disable sto	rage qualifier			
rigger				
Nodes Allocated:	Auto	Manual:	16	
Trigger flow cont				
Trigger position:	Pre trigger p	osition		
Trigger position: Trigger conditior	Pre trigger p	position		
Trigger position:	Pre trigger p	position		
Trigger position: Trigger conditior	Pre trigger p	position		
Trigger position: Trigger condition	Pre trigger p	position		
Trigger position: Trigger conditior Trigger in Pin:	Pre trigger p	position]
Trigger position: Trigger condition Trigger in Pin: Node: Instance:	Pre trigger p			
Trigger position: Trigger condition Trigger in Pin: Node: Instance: Hard Proce	922 Pre trigger p 922 Pre trigger p 5: 1 ssor System (HPS) tri			
Trigger position: Trigger condition Trigger in Pin: Node: Instance:	Pre trigger p			
Trigger position: Trigger condition Trigger in Pin: Node: Instance: Hard Proce	922 Pre trigger p 922 Pre trigger p 5: 1 ssor System (HPS) tri			
Trigger position: Trigger condition Trigger in Pin: Node: Instance: Hard Proce Pattern:	922 Pre trigger p 922 Pre trigger p 5: 1 ssor System (HPS) tri			
Trigger position: Trigger condition Trigger in Pin: Node: Instance: Hard Proce Pattern: Trigger out	922 Pre trigger p 922 Pre trigger p 5: 1 ssor System (HPS) tri			
Trigger position: Trigger condition Trigger in Plin: Node: Instance: Hard Proce Pattern: Trigger out Plin: Instance: Instance:	SSOT System (HPS) tri	gger out		
Trigger position: Trigger condition Trigger in Pin: Node: Instance: Hard Proce Pattern: Trigger out Pin: Instance: Hard Proce	### Pre trigger p ### Pre trigger p ssor System (HPS) tri T High	gger out		
Trigger position: Trigger condition Trigger in Pin: Node: Hard Proce Pattern: Trigger out Pin: Hard Proce Hard Proce Hard Proce	### Pre trigger p ### Pre trigger p ssor System (HPS) tri T High	gger out		· · · · · · · · · · · · · · · · · · ·
Trigger position: Trigger condition Trigger in Pin: Node: Instance: Hard Proce Pattern: Trigger out Pin: Instance: Hard Proce	### Pre trigger p ### Pre trigger p ssor System (HPS) tri T High	gger out		



- Data/Setup Window
 - □ Setup allows configuration of nodes and trigger condition
 - Data shows the acquired signal information

Type /		Name															
ا چ		INGILIE	-64 -32	9	32	64	96	128	160	192	224	256	288	320	352	384	416
\$	_	inst reg_selector:out_mem q[03]		1							1h						
		inst reg_selector:out_mem q[47]									2h						
C											5h						
5		^[] st reg_selector:out_mem q[1215]		1							7h						
*•		inst reg_selector.out_mem q[12]															
*		inst reg_selector.out_mem q[13]															
-		inst reg_selector.out_mem q[14]															
-		inst reg_selector.out_mem q[15]															
P Da Hierarch ▼ ▼ 1	ny Dis	ılti_f															
	V	multi_f_meter.f_meter_inst reg_selector.out_mem altap_0															