

Digital Logic Design with FPGA

Design Flow with Quartus

Design Constraints, I/O Planning




Outline

- Synthesis & Fitting Control
- Design constraints
- Assignment editor
- I/O assignments
- Pin planner
- I/O assignment validation



Intel MAX10 Design Flow






Synthesis & Fitting Control

- Controlled using two methods
 - □ Settings: project-wide switches
 - Assignments: individual entity/node controls
- Both accessed in Assignments menu or Tasks window

- Stored in .qsf file for project/revision
- Timing constraints stored in separate .sdc file

<u>A</u> ss	ignments	P <u>r</u> ocessing	<u>T</u> ools	<u>W</u> indow	<u>H</u> elp
•	Device				
	<u>S</u> ettings				Ctrl+Shift+E
4	<u>A</u> ssignme	ent Editor			Ctrl+Shift+A
4	Pi <u>n</u> Planne	er			Ctrl+Shift+N
	<u>R</u> emove A	ssignments			
5	<u>B</u> ack-Ann	otate Assignm	nents		
	Imp <u>o</u> rt As	signments			
	E <u>x</u> port As				
	Assignme	ent <u>G</u> roups			
2	Logic Loc	k Regions Win	dow		Alt+L
4	Design Pa	rtitions <u>W</u> indo	w		Alt+D





Settings & Assignments

- Project-wide switches that affect entire design
- Settings Dialog Box:
 - □ Top-level entity
 - □ Add/remove files
 - Libraries
 - □ Compiler settings
 - □ EDA tool settings
 - □ Fitter settings
 - □ Timing Analyzer settings
 - Power analysis settings

Tcl: set global assignment -name <assignment name> <value>

- Device Dialog Box
 - □ Choose device family & family category

Tcl: set_global_assignment -name FAMILY "device family name"
Tcl: set_global_assignment -name DEVICE <part_number>

4	Settings - multi_f											
c	ategory:											
Г	General											
	Files											
	Libraries											
	 IP Settings 											
	IP Catalog Search Locatio	ons										
	Design Templates											
	 Operating Settings and Cond 	litions										
	Voltage											
	Temperature											
	 Compilation Process Setting 	s										
	Incremental Compilation											
	 EDA Tool Settings 											
	Design Entry/Synthesis										_	
	Simulation Board-Level	🕤 Device										
	Compiler Settings											
	VHDL Input	Device	Board									
	Verilog HDL Input	Select the	family and d	levice you want to t	target for	compilation.						
	Default Parameters	You can in	stall addition	nal device support	with the l	nstall Devices co	mmand on	the Tools m	enu.			
	Timing Analyzer	To determ	ine the versi	on of the Quartus F	Prime soft	ware in which y	our target de	vice is supp	orted, r	refer to the <u>Device Su</u>	apport Lis	
	Assembler											
	Design Assistant	Device fam	nily				Show in '	Available de	vices' li	st		
	Signal Tap Logic Analyzer	Eamily:	MAX 10 (D	A/DD/DF/DC/SA/S	C/SL)	•	Package:		FBGA			
	Logic Analyzer Interface							FacVaRe.		FDGA		
	Power Analyzer Settings	Device	e: MAX 10	DA	4 ×			Pin <u>c</u> ount:				
1		Target dev	ice					Core speed grade:		8		
		raigerdev										
		O Auto	device sele	ce selected by the Fitter			Name filter:					
		Spece	ific device s	evice selected in 'Available devices' list				Show advanced devices				
		Othe										
		Othe	er: n/a				Device a	nd Pin Optic	ns			
		A <u>v</u> ailable d	levices:									
		N	ame	Core Voltage	LEs	Total I/Os	GPIOs	Memory	Bits	Embedded mult	iplier 9-l	
″		10M08DA	F484C8G	1.2V	8064	250	250	387072		48		
			F484C8GES	5 1.2V	8064	250	250	387072		48		
		4										
		Migration	Devices	0 migration device:	s selected							
							WE	uy Software		OK Cano	:el	
	<u> </u>				-				-		_	



Settings & Assignments

Example: Consolidated Compiler Optimization Settings

- Choose general options for how compiler should optimize design
- Set specific optimization features under Advanced Settings buttons

Settings - multi_f	– – ×
Category:	Device/Board
General Files Libraries V IP Settings IP Catalog Search Locations Design Templates Voltage Temperature Compilation Process Settings Incremental Compilation VEDA Tool Settings Design Entry/Synthesis Simulation Board-Level V Compiler Settings	Compiler Settings Specify high-level optimization settings for the Compiler (including integrated synthesis and fitting). These settings control the optimization focus and algorithms that will be performed throughout design compilation. Optimization mode Balanced (Normal flow) Performance (High effort - increases runtime) Performance (Aggressive - increases runtime and area) Power (High effort - increases runtime) Power (Aggressive - increases runtime, reduces performance) Area (Aggressive - reduces performance)
VHDL Input Verilog HDL Input Default Parameters Timing Analyzer	Prevent register optimizations Prevent register retiming
Assembler Design Assistant Signal Tap Logic Analyzer	Advanced Settings (Synthesis)



Settings & Assignments

(aka Logic Options, Constraints)

- Individual switches applied
 - □ I/O
 - Internal nodes
 - □ Hierarchical blocks (design entities)
- Assignment Editor manages assignments
- Stored in .qsf file
- Must perform analysis & elaboration

Available Logic Options (Assignments)

 Links to all available assignments organized by category

Quartus Prime Standard Edition Help version 18.1

Content

- Synopsys-Provided Logic Libraries Example of Performing a Timing Simulation of a Synplify Verilog HDI
- Solution State Contract Revisions
- Archiving Projects
- Managing Project Databases
- Creating Designs
- Using HDL with the Quartus[®] Prime Software
- HDL Language Support
- Working with Qsys
- BluePrint Planning
- Using Advisors for Design Optimization
- Viewing Reports and Messages
- 🔷 Compiling Designs
- 🔷 Compiler Settings
- Integrated Synthesis
- Place & Route
- Incremental Compilation
- Partial Reconfiguration
- 📑 Assembler Programming Files
- Start Fitter Commands (Processing Menu)
- Senerating Programming Files
- Debugging and Optimization
- Optimizing Designs with the Design Space Explorer
- Analyzing Placed Resources with the Chip Planner
- Design Partition Planner
- Power Estimation and Analysis
- Signal Integrity Analysis
- Designing with LogicLock Regions
- Engineering Change Management
- Using the Netlist Viewer
 Using the State Machine Editor
- Working with the Design Assistant
- Working with the Design Assistar
 Devices and Adapters
- Logic Options Definition
- Quartus[®] Prime Scripting Support
- Shortcuts
- Glossarv
- TCL Commands and Packages
- List of Messages
 - list of Messages

Logic Options Definition

The following logic options are available in the Quartus® Prime software.

Advanced logic options:

- <u>CLKLOCKx1 Input Frequency</u>
- DQS Delay
- Force PLL Output Counter
 Import File Name
- LogicLock Routing Constraints File Name
- <u>LogicLock Routing Constraints File Na</u>
 <u>Manual Logic Duplication</u>
- Manual Logic Duplica
 Netlist Optimizations
- NOT Gate Push-Back
- PLL Compensation
- PLL Ignore Migration Devices
- Preserve PLL Counter Order
- Prevent Assignment to LogicLock Regions
- Remove Redundant Logic Cells
- Virtual Pin
- Virtual Pin Clock

Global Signals logic options:

- Auto Global Clock
- Auto Global Memory Control Signals
- Auto Global Output Enable
- Auto Global Register Control Signals
- <u>Auto Merge PLLs</u>
- Global Signal
- Ignore GLOBAL Buffers
 Ignore ROW GLOBAL Buffers
- Treat Bidirectional Pin as Output Pin

I/O Features logic options:


- Auto Open-Drain Pins
- <u>CKn/CK Pair</u>
- <u>CLKLOCKx1 Input Frequency</u>
 <u>Current Strength</u>
- <u>Current St</u>
 <u>DQ Group</u>
- DQ Group
 DQS Frequency
- DQS Prequency
 DQSn/DQS Pair
- Dynamic Termination Control Group
- Electromigration Current
- Enable Bus-Hold Circuitry



Assignment Editor

Provides spreadsheet assignment entry & display

- Copy & paste support
- Multi-cell editing
- Assignments menu, toolbar, or Tasks window





Design constraints - scripting

.qsf editing and scripting

- Type pin-related assignment directly into .qsf
- Type pin-related assignment into separate Tcl file
 - □ Source Tcl into project .qsf
 - □ Execute Tcl to write assignments into .qsf

<u>F</u> ile <u>E</u>	dit <u>V</u> iew <u>P</u> roject <u>Processing</u> <u>Tools</u> <u>W</u> indow <u>H</u> elp Sea	rch Intel FPGA		
1	🚯 🗄 📰 📰 🖪 🖪 🔥 🛛 🔽 🔽	267 268		
34	# file is updated automatically by the Quartus Prime	software		
35	# and any changes you make may be lost or overwritter	٦.		
36	#			
37	#			1
_ <u>38</u>	source "board_loc.tcl"			
41	set_global_assignment -name DEVICE 10M50DAF484C6GES			
42	<pre>set_global_assignment -name TOP_LEVEL_ENTITY fmulti2dis;</pre>	play		
43	set_global_assignment -name ORIGINAL_QUARTUS_VERSION 15.			
44	set_global_assignment -name PROJECT_CREATION_TIME_DATE '		JUNE 17	
45	set_global_assignment -name LAST_QUARTUS_VERSION "23.1st			
46	set_global_assignment -name PROJECT_OUTPUT_DIRECTORY out	put_files		
47	<pre>set_global_assignment -name DEVICE_FILTER_PACKAGE FBGA</pre>			
48	<pre>set_global_assignment -name DEVICE_FILTER_PIN_COUNT 484</pre>			
49	<pre>set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 6</pre>			
50 51	<pre>set_location_assignment PIN_N5 -to ADC_CLK_10 </pre>			
51	<pre>set_location_assignment PIN_P11 -to MAX10_CLK1_50</pre>			-
4				•
	Ln 39 Col 22 Quartus Prime Setting File	0%	00:00:00	5

7	60 🚯 📑 📰 📘 🎦 🔥 🕛 🔽 🏷 📴 🚍	
97	set_location_assignment PIN_D17 -to HEX0[5]	
98	set_location_assignment PIN_C17 -to HEX0[6]	
99	set_location_assignment PIN_D15 -to HEX0[7]	
100	set_location_assignment PIN_C18 -to HEX1[0]	
101	set_location_assignment PIN_D18 -to HEX1[1]	
102	<pre>set_location_assignment PIN_E18 -to HEX1[2]</pre>	
103	<pre>set_location_assignment PIN_B16 -to HEX1[3]</pre>	
104	<pre>set_location_assignment PIN_A17 -to HEX1[4]</pre>	
105	<pre>set_location_assignment PIN_A18 -to HEX1[5]</pre>	
106	<pre>set_location_assignment PIN_B17 -to HEX1[6]</pre>	
107	<pre>set_location_assignment PIN_A16 -to HEX1[7]</pre>	
108	<pre>set_location_assignment PIN_B20 -to HEX2[0]</pre>	
109	<pre>set_location_assignment PIN_A20 -to HEX2[1]</pre>	
110	<pre>set_location_assignment PIN_B19 -to HEX2[2]</pre>	
111	<pre>set_location_assignment PIN_A21 -to HEX2[3]</pre>	
112	<pre>set_location_assignment PIN_B21 -to HEX2[4]</pre>	
113	<pre>set_location_assignment PIN_C22 -to HEX2[5]</pre>	
114	<pre>set_location_assignment PIN_B22 -to HEX2[6]</pre>	*
4		E.
	0% 00:0	0:00

Design constraints – Tcl commands

Equivalent Tcl commands displayed as assignments are entered

- □ Manually copy to create Tcl scripts
- □ Export command (File menu) writes all assignments to a Tcl file

Messages window

2 2 1	All 😢 🚵 🔺 💎 < <filter>> 👘 Eind 💏 Find Negt</filter>
=	<pre>Type ID Message 251001 set_location_assignment PIN_AB5 -to ARDUINO_IO[0] -disable 251001 set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[0] -disable 251001 set_location_assignment PIN_C14 -to HEX0[0] -remove 251001 set_location_assignment PIN_C14 -to adc_clk_10</pre>
Messages	4 System (4) Processing (5)



Updating .qsf File

- By default, .qsf not updated automatically when constraint entered
- .qsf updated only when
 - □ Project is saved or closed (File menu)
 - □ Assignment Editor is saved or closed
 - □ Beginning of any processing task (e.g. compilation)
 - □ Any IP parameter editing tool is launched
 - □ Changing revisions

tegory:	
General	Processing
EDA Tool Options Fonts	✓ Save changes to all files before processing the design ✓ Confirm before saving files
Headers & Footers Settings Internet Connectivity	Confirm before stopping a process
Libraries V IP Settings	Play sound when design processing is complete Display message when design processing is complete
IP Catalog Search Locations Design Templates	Run design processing at a lower priority (recommended for single processor machines) Compact report table format
License Setup Preferred Text Editor	Automatically generate HTML-Format Report Files (.htm) after design processing Automatically generate a single report file after design processing
Processing Tooltip Settings	Automatically generate equation files during compilation
Messages	Automatically open the Report window before starting a processing task
Colors Fonts	Update assignments to disk during design processing only (recommended to speed up Quartus Prime user interface)

- Change behavior to update assignments immediately (Tools menu → Options → General → Processing)
 - □ May impact software performance slightly due to file accesses



I/O assignments

- I/O Planning need
 - □ I/O standards increasing in complexity
 - □ FPGA/CPLD I/O structure increasing in complexity
 - □ PCB development performed simultaneously with FPGA design
 - □ Pin assignments need to be verified earlier in design cycle
- Creating I/O-Related Assignments
 - Pin Planner
 - □ Import from spreadsheet in .csv format
 - □ Type directly into .qsf file
 - □ Directly in HDL code
 - □ Scripting

	Assignments	P <u>r</u> ocessing	<u>T</u> ools	<u>W</u> indow	<u>H</u> elp
l	<u> </u>				
	<mark>∠ _</mark> ettings				Ctrl+Shift+E
	🗳 <u>A</u> ssignme	nt Editor			Ctrl+Shift+A
	💕 Pi <u>n</u> Planne	er			Ctrl+Shift+N
	<u>R</u> emove A	ssignments			
	<mark>b B</mark> ack-Ann	otate Assignm	nents		
	Imp <u>o</u> rt As	signments			
	Export As	signments			
	Assignme	nt <u>G</u> roups			
	🔒 Logic Loc	k Regions Win	dow		Alt+L
	📥 Design Pa	rtitions <u>W</u> indo	w		Alt+D



nn Planner - Di/s	emestry/Quartus/la	iosmulu/mulu_r -	mulu_i							-	
<u>E</u> dit <u>V</u> iew	Processing Tools	<u>W</u> indow <u>H</u> el	0							Search Intel F	PGA
Report		4 Ø x			TopViou	Mire Dond			Pin Leg	end	1
Report n	ot available					w - Wire Bond			Symbo	l Pin Type	
				1	4AX 10 - 10N	450DAF484C	6GES P	ackage	Ó	User I/O	
					1001(3	KARIN',7 Ni Longoni RD onigni Int		-		User assigned I/	
				• 1 2 3 4	5 6 7 8 9 10	11 12 13 14 15 16	17 18 19 20 21 23	View		Fitter assigned I	
				A • p • n • n •	· • • • • • •	000000		1*		Unbonded pad	
Gr	oups/Rap	ort		B n p p n	• V • 0 V 0			в	- I	Reserved pin	
		5011				00000		D	c		
*	View			E -n V-p -n	× • • • • 1	0-0-0-	000000	E		Other	
*				F P P P	• ו• • • • V	0 0 V 0 0	000000	F		DEV_OE	
			GLAX_U Daviged[Masi	G n K p n	• V _ • •	0000		G	R	DEV_CLR	
				H = n M = p = n		1 - p - p - p A O		H Kaba A Kanged Kaupalet		DIFF_n	
			19408 1	К •п) •п) 🗸 •п) •	n +p 0 +n +p	///s 🛛 o		Circuit Control & Station	ø	DIFF_p	
			E anigent[24.ani		0 0 •n •p			L	0	DQ	
				M D Appin	•• • • •		• • • •	м	s	DQS	
Groups							000000	N	۲	DQSB	
Groups	Report		C, NA AR	R 0 0 0 - 0 - 0 -	p 0 p A n n		0000	R	l	CLK_n	
Tasks		1 © X	Copus Cost page	T 0 0 0 V	LLAVOO	0 0 0 A	00000	T KADACA (Kincipal) Elincipaliti Elinpal Carpatite	Г	CLK p	
				U n p n n	p n p o o 🗸	0 0 0 0 n	000000	U	L	Other PLL	
-	Early Pin Planning				0.0000		0 0 0 0	v		Other dual	
	Tarly Pin Planni Tasks Run I/O Assign	ng		0000	000000	0 0 0 0		Y			
				* 0 0 AV	000000	000000	0 0 0 0 0	AA		TDI	
	Ranessi	gnments			000000		0-0-0-0-0	AB	8	тск	
	Pin Finder			1 2 3 4	5 6 7 8 9 10	11 12 13 14 15 16	17 18 19 20 21 2	1	(19)	TMS	
• •		•			(M. aniguell all aniguable) El le part il est pai di balloj	O Konder of E Kodenick's Elisted & migra(Think)			\odot	TDO	
Named:	• • 🕷	Edit: 🗙 🛹 HE	X3[6]							Filter: Pin	s: all
- @ -	Node Name	Direction	Location	I/O Bank	VREF Group	I/O Standard	Reserved	Current Strength	Slew Rate	Differential Pair	Strict Pres
	3[4]	Unknown	PIN_C20	6	B6_N0	3.3-V LVTTL		8mA (default)			
V HE		Unknown	PIN_D19	6	B6_N0	3.3-V LVTTL		8mA (default)			
() HE		Unknown	PIN_E17	6	B6_N0	3.3-V LVTTL		8mA (default)			
HE)		Unknown	PIN_D22	6	B6_N0		All Pins	8mA (default)			
HE)		Unknown Unknown	PIN_F18 PIN_E20	6	B6_N0 B6_N0	3.3-V LVTTL 3.3-V LVTTL	list	8mA (default) 8mA (default)			
		Unknown	PIN_E20 PIN_E19	6	B6_N0 B6_N0	3.3-V LVTTL 3.3-V LVTTL	not	8mA (default) 8mA (default)			
		Unknown	PIN_J18	6	B6 NO	3.3-V LVTTL		8mA (default)			
	CARGO CONTRACTOR OF CONTRACTOR OFONTO			-							

source: https://www.intel.com/content/www/us/en/support/programmable/support-resources/design-software/fpga-development-tools-support.html




- Package View
 - Displays graphical representation of chip package
 - □ Locate, make, or edit I/O assignments
- All Pins list
 - Displays I/O pins (signals) in design
 - □ Edit pin assignments
- Groups list
 - □ Similar to All Pins list displaying only groups & buses
 - □ Make bus and group assignments
 - □ Create new user-defined groups
- Tasks pane
 - D Perform tasks such as Early Pin Planning and pin highlight reports
- Report Pane
 - □ Quickly enable/disable reports generated in the Tasks pane



- Assigning Pin Locations
 - □ Drag & drop single top-level I/O signal/pin
 - Drag & drop multiple highlighted pins or buses

×	Named: 🖌 🗸 🐇	🔊 Edit: 🗡 🗸	clk1	
4	Note Name	Direction	Location	I/O E
	🕒 clk1	Input	PIN_R14	3E
	🔓 dataa[15]	Input		
	🖫 dataa[14]	Input		
	🖕 dataa[13]	Input		
	🖕 dataa[12]	Input		
	🔓 dataa[11]	Input		_
2	🔓 dataa[10]	Input		
All Pins	🖕 dataa[9]	Input		
	<			



□ Select available locations from list of pins color-coded by I/O bank

Node Name	Direction	Location	I/O Bank	VREF Group	I/O Standard	Reserved	Current Strength	Slew Rat
HEX3[4]	Unknown	PIN_C20	6	B6_N0	3.3-V LVTTL		8mA (default)	
🔶 НЕХЗ[5]	Unknown	PIN D19						-
🔶 НЕХЗ[6]	Unknown	PIN_D19	IOBANK_6	Row I/O DIFFI	D_RX_R56n, DIFFOU	F_R56n, High_Sp	eed	^
🔶 НЕХЗ[7]	Unknown	PIN_D21	IOBANK_6	Row I/O VREF	B6N0, High_Speed			
HEX4[0]	Unknown	PIN_E1	IOBANK_1B	Row I/O DIFFI	D_RX_L21n, DIFFOUT	L21n, Low_Spe	ed	
HEX4[1]	Unknown	PIN_E3	IOBANK_1A	Row I/O ADC2	IN8, DIFFIO_RX_L2p,	DIFFOUT_L2p, L	ow_Speed	
HEX4[2]	Unknown	PIN_E4	IOBANK_1A	Row I/O ADC2	IN1, DIFFIO_RX_L2n,	DIFFOUT_L2n, L	ow_Speed	
HEX4[2] HEX4[3]	Unknown	PIN_E6	IOBANK_8	Column I/O PLL_T	CLKOUTn, DIFFIO	RX_T52n, DIFFOL	JT_T52n, Low_Speed	
4		PIN_E8	IOBANK_8	Column I/O DIFFI	D_RX_T48p, DIFFOU	T_T48p, Low_Spe	eed	
		PIN_E9	IOBANK_8	Column I/O DIFFI	D_RX_T44n, DIFFOU	[_T44n, Low_Spe	eed	
		PIN_E10	IOBANK_8	Column I/O CLK4	n, DIFFIO_RX_T38n, I	DIFFOUT_T38n, L	_ow_Speed	
		PIN_E11	IOBANK 8	Column I/O CLK4	o, DIFFIO_RX_T38p, I	DIFFOUT T38p. L	low Speed	-

source: https://www.intel.com/content/www/us/en/support/programmable/support-resources/design-software/fpga-development-tools-support.html



- **Back-Annotation**
 - Use to lock Fitter-chosen pin assignments for future compilations
 - Copies device & resource locations chosen by fitter into .qsf file
 - □ Pins
 - Logic
 - Routing
 - "L


"Locks down" locations in Pin Planner	
	Back-Annotate Assignments ×
	Back annotation type: Default
	Assignments to back-annotate
	Device assignment Pin & device assignme
	OK Cancel Help
Green/brown pattern	
indicates back-annotation 0 0 0 0	

<u>A</u> ssignments	P <u>r</u> ocessing	<u>T</u> ools	<u>W</u> indow	<u>H</u> elp
<u> D</u> evice				
<u>S</u> ettings				Ctrl+Shift+E
🗳 Assignment Editor				Ctrl+Shift+A
🗳 Pi <u>n</u> Planner				Ctrl+Shift+N
Remove Assignments				
Back-Annotate Assignments				
Imp <u>o</u> rt Assignments				
Export Assignments				
Assignment <u>G</u> roups				
🔒 Logic Lock Regions Window				Alt+L
📥 Design Pa	Lesign Partitions Window			



Verifying I/O Assignments

- I/O Assignment Analysis
 - □ Checks legality of all I/O assignments without full compilation
- Minimal requirements for running
 - □ I/O declaration
 - HDL port declaration
 - Reserved pin
 - □ Pin-related assignments
 - I/O standard
 - Current strength
 - Pin location (pin, bank, edge)
 - Toggle rate
- Pin Planner Processing menu → Start I/O Assignment Analysis





I/O Rules Checked

- No internal logic
 - □ Checks I/O locations & constraints with respect to other I/O & I/O banks
 - □ e.g. Each I/O bank supports a single VCCIO
- I/O connected to logic
 - Checks I/O locations & constraints with respect to other I/O, I/O banks, & internal resources
 - $\hfill\square$ e.g. PLL must be driven by a dedicated clock input pin
- Note: When working with design files, synthesize design before running I/O Assignment Analysis



I/O Assignment Analysis Output

Messages on I/O assignment issues


- Compiler assumptions
- Device & pin migration issues
- I/O bank voltages & standards

Validating I/O Pin-out

- Completed design
 - □ Run full compilation
 - Enable option to Run I/O Assignment Analysis before compilation

(Settings dialog box → Compilation Process Settings)

- Incomplete design with completed top-level design file
 - Add I/O-related IP cores and instantiate, even if final connections are not complete
 - □ Run I/O Assignment Analysis on design





I/O Planning Summary

- Pin assignments can be performed in many ways, graphically & by means of text files
- The Pin Planner provides an easy-to-use graphical method for creating and managing pin assignments
- The Interface Planner combines I/O interface resource assignment with on-the-fly legality checking
- I/O Assignment Analysis helps validate a device pin-out without performing a full compilation
- Pin validation can be completed during any point in design development

