

A blue square icon containing a red Wi-Fi signal and three blue vertical bars representing circuit boards or antennas, set against a background of binary code.



Digital Logic Design with FPGA

Design Flow with Quartus

Timing & Power Analysis




Outline

- Purpose of timing analysis
- Synchronous analysis
- Asynchronous analysis
- Timing Analyzer
- Timing constraints
- Power analysis tools
 - Early Power Estimations
 - Power Analyzer



Purpose of Timing Analysis




- To analyze design paths against required performance
- Catch timing-related errors faster and easier than gate-level simulation or board testing
- Designer must enter timing expectations
 - Used to guide Fitter during place & route task
 - Used to compare against actual results (post-fit)





Timing Netlist


- The Timing Analyzer uses the timing netlist data to determine the data and clock arrival time versus required time for all timing paths
- The timing netlist is generated in the Timing Analyzer any time after running the Fitter or full compilation





Timing Paths

- Timing paths connect two design nodes, such as the output of a register to the input of another register
 - **Clock paths**—connections from device ports or internally generated clock pins to the clock pin of a register
 - **Data paths**—connections from a port or the data output pin of a sequential element to a port or the data input pin of another sequential element
 - **Asynchronous paths**—connections from a port or asynchronous pins of another sequential element such as an asynchronous reset or asynchronous clear




- Types of analysis:
 - Synchronous: clock & data paths
 - Asynchronous: clock & async paths



Synchronous Analysis

- Check if:
 - Clock and synchronous signals do not arrive at register input at the same time
 - Register output does not become metastable
 - Register transfer data in a known or guaranteed behavior
- Target timing parameters checked
 - **Setup** time (t_{su})
 - **Hold** time (t_h)

When you violate the **setup** or **hold** time of a register, you might oscillate the output, or set the output to an intermediate voltage level between the high and low levels called a **metastable state**






Synchronous Analysis

Launch edge:

- The edge which “launches” the data from the source register

Latch edge:

- The edge which “latches” the data at the destination register (with respect to the launch edge, selected by timing analyzer, typically 1 clock cycle, i.e. rising to rising edge)






Synchronous Analysis

Data arrival time:

- The time for data to arrive at the destination register's D input
- Data arrival time = **launch edge** + T_{clk1} + t_{co} + T_{data}






Synchronous Analysis

Clock arrival time:

- The time for clock to arrive at the destination register's clock input
- Clock arrival time = **latch edge** + T_{clk2}






Synchronous Analysis

Data required time (Setup):

- The minimum time required for data to be valid before the latch edge (the data can be successfully latched into destination register R2)
- Data required time (Setup) = (latch edge + T_{clk2}) - t_{su} - Setup uncertainty






Synchronous Analysis

Data required time (Hold):

- The minimum time required after the latch edge for data to remain valid (the data can be successfully latched into destination register R2)
- Data required time (Hold) = (latch edge + T_{clk2}) + t_h + Hold uncertainty







Synchronous Analysis

Calculating Setup Slack:

- Margin by which the **setup timing requirement** is met
- Ensures launched data arrives in time to meet the latching requirement

Digital Logic Design with FPGA







Synchronous Analysis

Calculating Hold Slack:

- Margin by which the **hold timing requirement** is met
- Ensures latched data is not corrupted by data from the next launch edge (the input data cannot change too quickly after rising edge of the clock)

Hold slack = Min. Data Arrival Time – Max. Data Required Time (Hold)

- Positive slack – timing requirement met
- Negative slack – timing requirement not met






Synchronous Analysis

I/O Analysis (Common Clock Source):

- Analyze I/O performance in a synchronous design using the same slack equations from the prior slides
- Must include external device & printed circuit board timing parameters







Asynchronous Analysis

- Check if:
 - Clock and asynchronous signals (i.e. clear) do not arrive at register input at the same time
 - Register output does not become unstable
 - Registers come out of asynchronous condition at the same time and in a known state

- Target timing parameters checked
 - Recovery time (t_{rec})
minimum time an asynchronous signal must be de-asserted **before** clock edge

 - Removal time (t_{rem})
minimum time an asynchronous signal must be de-asserted **after** clock edge





Asynchronous Analysis

Recovery slack = Min. Required Time (Recovery) – Max. Arrival Time

Removal slack = Min. Arrival Time – Max. Required Time (Removal)

- Positive slack – timing requirement met
- Negative slack – timing requirement not met



Timing Models


Intel Quartus Prime models device timing at multiple process voltage temperature (PVT)

- Slow corner model
 - Indicates slowest possible performance for any single path
 - Timing for slowest device at maximum operating temperature and lowest voltage (VCCMIN)
- Fast corner model
 - Indicates fastest possible performance for any single path
 - Timing for fastest device at minimum operating temperature and highest voltage (VCCMAX)
- 2nd slow and 2nd fast models
 - Slow timing at minimum operating temperature
 - Fast timing at maximum operating temperature
- ! Ensure setup timing is met in the slow models
- ! Ensure hold timing is met in fast model (essential for source synchronous interface)



Timing Analyzer GUI

- Timing analysis engine in Quartus Prime providing timing analysis solution for all level of experience
- Features:
 - Synopsys Design Constraints (SDC) support
 - Easy-to-use interface
 - Graphical constraint entry
 - Standard, on-the-fly reporting
 - Scripting fully supported






Timing Constraints

Constraining recommendations

- Ensure all design path are constrained
 - Constraints guide the Fitter during placement & routing design
 - Without guidance, Fitter can make incorrect optimization choice
 - Design paths must be constrained to fully analyze design
 - Timing Analyzer only performs slack analysis on constrained paths

Basis timing analysis flow



- Create a Project and run the Fitter
- Create Timing Netlist
- Specify timing constraints
- Run timing analysis
- Analyze results





Timing Analyzer GUI

- Enter constraints in the Timing Analyzer GUI
 - Create clock constraint




```
create_clock -name {main_clk} -period 100.000 -waveform { 0.000 50.000 } [get_ports {adc_clk_10}]
```



Timing Analyzer GUI

- Enter constraints in the Timing Analyzer GUI
 - Create input/output delay constraints



- The GUI displays the corresponding SDC command that applies
- click **Constraints > Write SDC File** to save the constraints you enter in the GUI to an **.sdc** file

Set Input Delay

Clock name: main_clk

Use falling clock edge

Input delay options

Minimum

Maximum

Both

Rise

Fall

Both

Delay value: 5 ns Add delay

Targets: [get_ports {gpio[0] key[0] key[1]}] ...

Set Output Delay

Clock name: main_clk

Use falling clock edge

Output delay options

Minimum

Maximum

Both

Rise

Fall

Both

Delay value: 6 ns Add delay

Targets: [get_ports hex*] ...

SDC command: set_output_delay -clock {main_clk} -rise 6 [get_ports hex*]

Run Cancel Help


```
set_input_delay -clock { main_clk } -rise 5 [get_ports {gpio[0] key[0] key[1]}]
set_output_delay -clock { main_clk } -rise 6 [get_ports hex*]
```



Timing Analyzer GUI

Analysis of time results

Multi Corner Summary (2/3 corners)		
	Corner	Slack
951	Slow 1200mV 85C Model	95.502
952	Slow 1200mV 85C Model	95.502
953	Slow 1200mV 85C Model	95.502
954	Slow 1200mV 85C Model	95.502
955	Slow 1200mV 85C Model	95.502
956	Slow 1200mV 85C Model	95.502
957	Slow 1200mV 85C Model	95.502
958	Slow 1200mV 85C Model	95.502
959	Slow 1200mV 85C Model	95.502
960	Slow 1200mV 85C Model	95.502
961	Slow 1200mV 85C Model	95.502
962	Slow 1200mV 85C Model	95.502
963	Slow 1200mV 85C Model	95.502
964	Slow 1200mV 85C Model	95.502
965	Slow 1200mV 85C Model	95.507
966	Slow 1200mV 85C Model	95.509
967	Slow 1200mV 85C Model	95.509
968	Slow 1200mV 85C Model	95.509
969	Slow 1200mV 85C Model	95.509
970	Slow 1200mV 85C Model	95.509
971	Slow 1200mV 85C Model	95.514






Power Analysis Tools

Quartus Prime provides tools to estimate power consumption in a FPGA design at different stages of the design process

- **Early Power Estimator (EPE)** to estimate the power consumption before compilation
 - Reliable estimate before design development
 - Spreadsheet-based “what-if” analysis
- **Power Analyzer** to estimate power consumption for a post-fit design
 - Detailed design power estimation
 - Use actual design place & route and logic configuration
 - High accuracy






Early Power Estimator

- For quick “what-if” analysis
- Enter design data manually before design
- Generate design inputs in Quartus Prime for more accurate analysis (<>_early_power.csv)

Input:

- Number of registers
- Transition rates
- Clocks and frequency
- IO and memory
- DSP and PLL
- Temperature, air flow, heat sinking



Download from Intel website

- https://www.intel.com/content/dam/altera-www/global/en_US/others/support/devices/estimator/max-10-estimator/max10_epe.xls



Early Power Estimator

Digital Logic Design with FPGA

The screenshot shows the Intel PowerPlay Early Power Estimator software interface. The top navigation bar includes the Intel logo, a link to the Online Power Management Resource Center, the product name "PowerPlay Early Power Estimator Max@ 10", and the build information "V18.1, Build 09.25".

Input Parameters (highlighted by a red dashed box):

- Family: MAX 10
- Device: 10M02DC
- Package: U324
- Temperature Grade: Commercial
- Power Characteristics: Typical
- V_{CC_ONE} Voltage (V): N/A
- Power Model Status: FINAL

Below these are configuration options:
User Entered T_j: 25 °C
Ambient Temp, T_A (°C): 25
Custom Theta JA: Estimated Theta JA
Heat Sink: 23 mm - Medium Profile
Airflow: 200 lfm (1.0 m/s)
Custom θ_{JA}(°C/W): 6.40
Board Thermal Model: None (Conservative)

Thermal Power (mW) (highlighted by a red dashed box):

Component	Power (mW)
Logic	0.00
RAM	0.00
DSP	0.00
I/O	0.00
PLL	0.00
Clock	0.00
P _{static}	36.41
TOTAL (mW)	36.41

Thermal Analysis (highlighted by a red dashed box):

Parameter	Value
Junction Temp, T _j (°C)	25.8
θ _{JA} Junction-Ambient	21.80
Maximum Allowed T _j (°C)	84.1

Power Tree Design (highlighted by a red dashed box):

Power Rail Configuration:

	N/A
Voltage	N/A
Current	N/A

Regulators:

Regulator	Voltage	Current
Regulator 1	N/A	N/A
Regulator 2	N/A	N/A
Regulator 3	N/A	N/A
Regulator 4	N/A	N/A
Regulator 5	N/A	N/A
Regulator 6	N/A	N/A
Regulator 7	N/A	N/A
Regulator 8	N/A	N/A


Resource information tabs (highlighted by a red dashed box):

At the bottom, there are tabs for Main, Logic, RAM, DSP, IO, PLL, Clock, Report, Empirion, and Release Notes.



Power Analyzer

- Data inputs:
 - Post-fit design
 - Clock requirements
 - Signal activity defaults
 - Environmental conditions
 - Register transfer level (RTL) simulation results (optional)
 - Post-fit simulation results (optional)
 - Signal activities per node or entity (optional)
- Data outputs:
 - Total thermal power
 - Thermal static power
 - Thermal dynamic power
 - Thermal I/O power
 - Thermal power by design hierarchy
 - Thermal power by block type
 - Thermal power dissipation by clock domain
 - Off-chip (non-thermal) power dissipation
 - Device supply currents




Note: Do not use the results of the Power Analyzer as design specifications!



Power Analyzer

Signal activity inputs:

- Value change dump file (.vcd)
 - Captures signal toggling information
 - Created by Questa simulator
- Assignments applied to entities in Assignment Editor or script
 - **Power Toggle Rate:**
absolute toggle rate in transitions/s
 - **Power Toggle Rate Percentage:**
toggle rate relative to clock driving node; ignore if no clock
 - **Power Static Probability:**
fraction of analysis time when signal is at logic level 1,
ranges between 0 and 1
- Default toggle rate (12,5%)
 - Percentage of clock periods in which signal transitions
 - Absolute number of transitions per second





Power Analyzer

Operating conditions

Specifies the device characteristics to be used during power estimation. Estimates are based on average power consumed by typical silicon at nominal operating conditions.

- **Typical** – nominal operating conditions for device
- **Maximum** – worst-case conditions, use for power budgeting and supply design (timing analysis always uses worst-case!)
- **Voltage** settings
(options differ depending on device selected)
- **Operating temperature**
(package temperature and cooling solution)

Settings - multi_f

Category: Device/Board...

Operating Settings and Conditions

Select the device power characteristics.

Device power characteristics: Typical

SmartVoltage ID:

Voltage

Select the operating voltage conditions.

Name:	Setting:
VCCINT voltage	1.2V
VCCA voltage	2.5V
VCCD voltage	1.2V
VCCIO voltage	Configurable through pin assignments

Temperature

Select the operating temperature conditions.

Junction temperature range

Minimum temperature: 0 °C Maximum temperature: 85 °C

Junction temperature and cooling solution settings for power analysis

Specify junction temperature: °C

Auto compute junction temperature using cooling solution

Ambient temperature: 25 °C

Thermal resistances

Use cooling solution: No heat sink with still air

Junction-to-case: 4.7°C/W Case-to-heat sink: °C/W

Case-to-ambient: 18.60°C/W

Board thermal modeling

Board thermal model: Included in case-to-ambient-thermal resistance

Junction-to-board: °C/W Board temperature: 25 °C



Power Analyzer

Running the Analyzer

- Processing menu -> Power Analyzer Tool
 - or enable running during full compilation
 - and viewing report

The screenshot shows the Intel Quartus Power Analyzer interface. On the left, there is a Table of Contents pane with several sections expanded, such as Power Analyzer, Parallel Compilation, and Current Drawn from Voltage Supplies. The main area displays the 'Power Analyzer Summary' report, which includes details like Power Analyzer Status (Successful), Quartus Prime Version (23.1std.0 Build 991 11/28/2023 SC Lite Edition), Revision Name (multi_f), Top-level Entity Name (fmulti2display), Family (MAX 10), Device (10M50DAF484C6GES), Power Models (Final), Total Thermal Power Dissipation (132.13 mW), Core Dynamic Thermal Power Dissipation (1.33 mW), Core Static Thermal Power Dissipation (91.21 mW), I/O Thermal Power Dissipation (39.59 mW), and Power Estimation Confidence (Low: user provided insufficient toggle rate data).

At the top, a processing menu is open, showing options like Stop Processing, Start Compilation, Analyze Current File, Start, Update Memory Initialization File, Compilation Report, Dynamic Synthesis Report, Power Analyzer Tool (which is highlighted with a red arrow), and SSN Analyzer Tool.

To the right of the summary report, there is a configuration panel for the Power Analyzer Tool. It includes sections for Input file (checkbox for 'Use input file(s) to initialize toggle rates and static probabilities during power analysis' with a 'Add Power Input File(s)...' button), Output file (checkbox for 'Write out signal activities used during power analysis' with an 'Output file name:' field), Early Power Estimation File (checkbox for 'Write out Early Power Estimation file' with an 'Output file name:' field set to 'multi_f_early_pwr.csv'), Default toggle rates for unspecified signals (checkbox for 'Default toggle rate used for input I/O signals: 12.5 %'), and a section for Cooling Solution and Temperature... (showing 0% and 00:00:00). At the bottom, there are 'Start' and 'Stop' buttons, and a progress bar at the bottom right indicating 0% and 00:00:00.