

FPGA simulation and debug – sequential logic

1. Thematic scope of the exercise:

- description of sequential circuits in VHDL,
- use of subroutines in simulation,
- simulation using the VHDL testbench .

2. Modeling of sequential systems

In the behavioral description of sequential systems, a process is an essential element. It is a construction of the VHDL language, which as a whole is a concurrent instruction, while the instructions within the process are run sequentially - in accordance with the order in which they were written.

During simulation, the process can be triggered based on the sensitivity list or using the 'wait' instruction, but both of these elements cannot appear in the process syntax at the same time.

2.1. Description of the flip-flop

The simplest sequential elements are flip-flops and latches. The difference between them is the trigger method: the latch is triggered by the signal level and the flip-flop is triggered by the signal edge.

Inputs	Outputs
D EN	$Q \overline{Q}$
0 1	0 1
1 1	1 0
X 0	$Q_0 \overline{Q}_0$

In	puts	Ou	tputs
D	CLK	Q	$\overline{\mathcal{Q}}$
0	↑	0	1
1	1	1	0

 \uparrow = clock transition LOW to HIGH

<pre>entity dlatch is generic (delay: time:=1 ns);</pre>	9 E	entity dff is
<pre>generic (delay: time:=l ns);</pre>	10	
		<pre>generic (delay: time:=1 ns);</pre>
Port (en : in std_logic;	11	Port (clk : in std logic;
<pre>rst : in std_logic;</pre>	12	rst : in std logic;
d : in std_logic;	13	d : in std logic;
q : out std_logic);	14 -	q : out std logic);
end entity dlatch;	15 L	end entity dff;
	16	
architecture latch of dlatch is	17 🖂	architecture flip flop of dff is
L	18 L	-
Degin	19 🖂	begin
process (en, rst, d)	20 🗐	process(clk,rst)
begin	21	begin
if rst='l' then	22	if rst='1' then
<pre>- q<='0' after delay;</pre>	23 -	<pre>q<='0' after delay;</pre>
elsif en='1' then	24	elsif clk='l' and clk'event then
q<=d after delay;	25	q<=d after delay;
- end if;	26 -	end if;
- end process;	27 -	end process;
Lend architecture latch;	28 L	end architecture flip_flop;
	<pre>Port (en : in std_logic; rst : in std_logic; d : in std_logic; d : in std_logic); end entity dlatch; architecture latch of dlatch is begin process(en,rst,d) begin if rst='1' then q<='0' after delay; elsif en='1' then q<=d after delay; end if; end process; end architecture latch;</pre>	Port (en : in std_logic; rst : in std_logic; d : in std_logic; 11 g: out std_logic; 12 g: out std_logic; 13 end entity dlatch; 15 login 16 process (en,rst,d) 20 begin 21 if rst='1' then 22 q<= o' after delay; 23 end if; 26 end process; 27 end architecture latch; 28

The items are described using a process - note the contents of the sensitivity list in both cases.

- [!] Create a new Questa simulator project and add .vhd from the course server
- [!] Compile from the command line with the command: vcom -2008 -autoorder *.vhd

Run the latch and flip-flop simulation with the command: vsim -voptargs=+acc work.f_vs_l_tb Save all master level time waveforms for later verification

[!] Modify the **dlatch**.vhd source by removing signal D from the process sensitivity list Rerun compilation and simulation:

```
vcom -2008 -autoorder *.vhd
vsim -voptargs=+acc work.f_vs_l_tb
```

Compare the received waveforms with previously saved ones

2.2. Description of registers

The implementation of a parallel register does not differ much from the description of a single flip-flop - the architecture structure is identical, only the description of the interface differs.



The description of registers with serial input is similar. Below is an example of a register with parallel output, shifting right.



In fact, all types of registers that perform a shift or rotation operation can be described using the concatenation operator (&). Just replace code line 22 with the appropriate operation:

shift left	$q_{tmp} \leq q_{tmp} (2 \text{ downto } 0) \& d;$
rotate right	$q_tmp \ll q_tmp(0) \& q_tmp(3 downto 1);$
rotate left	$q_tmp \le q_tmp(2 \text{ downto } 0) \& q_tmp(3);$

2.3. Description of counters

Digital circuits based on programmable logic mainly use synchronous counters. The principles of their description are consistent with the principles of register description, where, depending on the type of counter, the shift operation is replaced by increment or decrement of a signal of the appropriate data type.

A simple binary synchronous counter, counting forward:

```
use IEEE.STD LOGIC 1164.ALL;
8
     use IEEE.numeric std.all;
9
     use IEEE.STD LOGIC UNSIGNED.all;
    entity b_cntr4 is
    Port (clk : in std_logic;
12
13
                 rst : in std_logic;
14
                 q : out std_logic_vector(3 downto 0) );
    end entity b_cntr4;
15
16
17
    architecture behav of b_cntr4 is
18
       signal q_tmp : std_logic_vector(q'range) := x"0";
    begin
19
    process(clk) begin
20
    Ē
        if rising_edge(clk) then
21
         if rst='1' then
22
                q_tmp <= x"0";
    F
23
24
             else
25
                q_tmp \leq q_tmp + 1;
26
             end if;
27
         end if;
28
         end process;
29
     q <= q_tmp;
30
    Lend architecture behav;
```

Synchronous decimal counter, with terminal counting output (tc) and combinational clock enable output (ceo):

```
use IEEE.STD LOGIC 1164.ALL;
7
      use IEEE.numeric_std.all;
8
9
     use IEEE.STD LOGIC UNSIGNED.all;
10
    entity d cntr4ceo is
    Port (clk : in std_logic;
12
13
                  rst : in std logic;
                   ce : in std logic;
14
15
                  tc : out std logic;
16
                  ceo : out std_logic;
17
                   q : out std logic vector(3 downto 0) );
    Lend entity d_cntr4ceo;
18
19
    architecture behav of d cntr4ceo is
20
         signal q_tmp : std_logic_vector(q'range) := x"0";
21
    L
22
         signal tci : std_logic;
23

_begin

    process(clk) begin
24
25
    白
        if rising edge(clk) then
    if rst='1' then
26
                q_tmp <= x"0";
27
             elsif ce='1' then
28
             if tci='1' then
29
                     q_tmp <= x"0";</pre>
30
31
                 else
32
                     q tmp <= q tmp + 1;
33
                  end if:
34
             end if;
         end if;
35
36
     end process;
37
      -- outputs
      tci <= '1' when (q tmp=9) else '0';
38
     ceo <= (tci and ce);</pre>
39
40
     tc <= tci;
41
     q <= q tmp;
    end architecture behav;
42
```

Observe all top level waveforms until the end of the simulation Explain the procedure that ends the simulation

[!] Modify the *d_cntr4ceo_tb.vhd* source so that the simulation ends after two occurrences of the *ceo* pulse. Rerun the compilation and simulation, verify the results achieved

3. The use of subroutines and structure generation

Task A

[!] Add a new file called **key2display**.vhd to the project Define a design unit with the interface given below

```
9
     entity key2display is
10
     Ē
          port (
               max10 clk1 50 : in std logic;
11
               key : in std logic vector (1 downto 0);
12
               ledr : out std_logic_vector(0 downto 0);
13
14
               hex5, hex4, hex3, hex2, hex1, hex0 : out std logic vector (6 downto 0)
15
           );
      end entity key2display;
16
```

Based on the behavioral description methods you have learned, design a modulo-1_000_000 counter counting in BCD code. In your project, use the *for... generate* structure to automatically generate the layout of circuit.

The designed device should display the result on 7-segment displays. Control using two buttons from the **DE10Lite** board: key (0) - rst, key (1) - ce*Note*: KEY buttons are monostable, with a stable high state



[!] Add a new file called **key2display_tb**.vhd to the project Define a procedural testbench to verify the operation of the device. Testbench should report the *ceo* <u>pulse duration</u> to the transcription window and the value of the internal bus $q - \underline{\text{the state of the counter output}}$ at the moment of *ceo* =1 Prepare a compilation/simulation macro and demonstrate how the system works

Task B

[!] Using the circuits designed in exercises lab1 and lab2, build an illuminated advertisement consisting of at least 10 characters displayed on 7-segment LED indicators.

Requirements:

- ability to change the direction of text scrolling
- ability to change movement speed
- ability to choose two different texts
- preferred control using KEY monostable switches
- demonstration of operation on the **DE10Lite** platform

Note: To display additional characters, you must make your own 7-segment decoder module